- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2072 > ICS83058AGILFT (IDT, Integrated Device Technology Inc)IC CLOCK MUX 8:1 250MHZ 16-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS83058AGILFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 12/14頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK MUX 8:1 250MHZ 16-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | HiPerClockS™ |
| 類型： | 多路復(fù)用器 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 8:1 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 輸入： | LVCMOS，LVTTL |
| 輸出： | LVCMOS，LVTTL |
| 頻率 - 最大： | 250MHz |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 83058AGILFT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)
IDT / ICS 8:1, SINGLE-ENDED MULTIPLEXER
7
ICS83058AGI REV. C MARCH 10, 2008
ICS83058I
8:1, SINGLE-ENDED MULTIPLEXER
ADDITIVE PHASE JITTER
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is called
the
dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise power
present in a 1Hz band at a specified offset from the fundamental
frequency to the power value of the fundamental. This ratio is
expressed in decibels (dBm) or a ratio of the power in the 1Hz
As with most timing specifications, phase noise measurements
has issues relatings to the limitations of the equipment. Often
the noise floor of the equipment is higher than the noise floor of
band to the power in the fundamental. When the required offset
is specified, the phase noise is called a
dBc value, which simply
means dBm at a specified offset from the fundamental. By
investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the
entire time record of the signal. It is mathematically possible to
calculate an expected bit error rate given a phase noise plot.
the device. This is illustrated above. The device meets the noise
floor of what is shown, but can actually be lower. The phase noise
is dependent on the input source and measurement equipment.
Additive Phase Jitter @ 155.52MHz
(12kHz to 20MHz) = 0.19ps typical
OFFSET FROM CARRIER FREQUENCY (HZ)
SSB
P
HASE
N
OISE
dB
c
/H
Z
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS8308AGILF | IC CLOCK BUFFER MUX 2:8 24-TSSOP |
| ICS83115BRLFT | IC CLK BUFF 1:16 200MHZ 28-SSOP |
| ICS8312AYLFT | IC CLK BUFF 1:12 250MHZ 32-LQFP |
| ICS8316AKLF | IC CLOCK BUFFER 1:16 32-VFQFPN |
| ICS83210AYLF | IC CLK BUFF 1:10 150MHZ 32-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS83058AGIT | 制造商:ICS 制造商全稱:ICS 功能描述:8:1, SINGLE-ENDED MULTIPLEXER |
| ICS83058I | 制造商:ICS 制造商全稱:ICS 功能描述:8:1, SINGLE-ENDED MULTIPLEXER |
| ICS8305AG | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-4, MULTIPLEXED DIFFERENTIAL/ LVCMOS-TO-LVCMOS/LVTTL FANOUT BUFFER |
| ICS8305AG-02LF | 功能描述:IC CLK FANOUT BUFFER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:- 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| ICS8305AG-02LFT | 功能描述:IC CLK FANOUT BUFFER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:- 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。