- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2072 > ICS83052AGILFT (IDT, Integrated Device Technology Inc)IC CLOCK MUX 2:1 250MHZ 8-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS83052AGILFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 15/17頁(yè) |
| 文件大小： | 0K |
| 描述： | IC CLOCK MUX 2:1 250MHZ 8-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | HiPerClockS™ |
| 類(lèi)型： | 多路復(fù)用器 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 輸入： | LVCMOS，LVTTL |
| 輸出： | LVCMOS，LVTTL |
| 頻率 - 最大： | 250MHz |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-TSSOP |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | 800-2581-6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)
ICS83052I REVISION B DECEMBER 8, 2011
7
2011 Integrated Device Technology, Inc.
ICS83052I Data Sheet
2:1, SINGLE ENDED MULTIPLEXER
ADDITIVE PHASE JITTER
Additive Phase Jitter (Random)
at 155.52MHz (12kHz - 20MHz)
= 0.18ps (typical)
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is called
the dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise power
present in a 1Hz band at a specified offset from the fundamental
frequency to the power value of the fundamental. This ratio is
expressed in decibels (dBm) or a ratio of the power in the 1Hz
As with most timing specifications, phase noise measurements
has issues relating to the limitations of the equipment. Often
the noise floor of the equipment is higher than the noise floor of
band to the power in the fundamental. When the required offset
is specified, the phase noise is called a dBc value, which simply
means dBm at a specified offset from the fundamental. By
investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the
entire time record of the signal. It is mathematically possible to
calculate an expected bit error rate given a phase noise plot.
the device. This is illustrated above. The device meets the noise
floor of what is shown, but can actually be lower. The phase
noise is dependant on the input source and measurement
equipment.
OFFSET FROM CARRIER FREQUENCY (HZ)
SSB
P
HASE
N
OISE
dB
c
/H
Z
1k
10k
100k
1M
10M
100M
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS83054AGILFT | IC CLOCK MUX 2:1 250MHZ 16-TSSOP |
| ICS83056AGILFT | IC CLOCK MUX 6:1 250MHZ 16-TSSOP |
| ICS83058AGILFT | IC CLOCK MUX 8:1 250MHZ 16-TSSOP |
| ICS8308AGILF | IC CLOCK BUFFER MUX 2:8 24-TSSOP |
| ICS83115BRLFT | IC CLK BUFF 1:16 200MHZ 28-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS83052AGIT | 制造商:ICS 制造商全稱:ICS 功能描述:2:1, SINGLE-ENDED MULTIPLEXER |
| ICS83052I | 制造商:ICS 制造商全稱:ICS 功能描述:2:1, SINGLE-ENDED MULTIPLEXER |
| ICS83052I-01 | 制造商:ICS 制造商全稱:ICS 功能描述:2-BIT, 2 : 1, SINGLE-ENDED MULTIPLEXER |
| ICS83054AGI | 制造商:ICS 制造商全稱:ICS 功能描述:4 : 1, SINGLE-ENDED MULTIPLEXER |
| ICS83054AGI-01 | 制造商:ICS 制造商全稱:ICS 功能描述:4-BIT, 2 : 1, SINGLE-ENDED MULTIPLEXER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。