參數(shù)資料
型號(hào): ICS810001DK-21LF
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 13/19頁(yè)
文件大?。?/td> 0K
描述: IC CLK GEN SYNC VCXO DL 32VFQFN
標(biāo)準(zhǔn)包裝: 490
系列: HiPerClockS™, FemtoClock™
類型: 時(shí)鐘/頻率發(fā)生器,轉(zhuǎn)換器,抖動(dòng)衰減器,多路復(fù)用器
PLL:
主要目的: 視頻
輸入: LVCMOS,LVTTL
輸出: LVCMOS,LVTTL
電路數(shù): 1
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 175MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 32-VFQFPN 裸露焊盤(4x4)
包裝: 托盤
其它名稱: 800-2276
ICS810001DK-21LF-ND
ICS810001DK-21 REVISION B APRIL 13, 2010
3
2010 Integrated Device Technology, Inc.
ICS810001-21 Data Sheet
FEMTOCLOCK DUAL VCXO VIDEO PLL
Table 1. Pin Descriptions
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Number
Name
Type
Description
1, 2
LF1, LF0
Analog
Input/Output
Loop filter connection node pins.
3
ISET
Analog
Input/Output
Charge pump current setting pin.
4, 11, 25
VDD
Power
Core supply pins.
5, 22
nBP0,
nBP1
Input
Pullup
PLL Bypass control pins. See block diagram.
6, 20, 29
GND
Power
Power supply ground.
7
CLK_SEL
Input
Pulldown
Input clock select. When HIGH selects CLK1. When LOW, selects CLK0.
LVCMOS / LVTTL interface levels.
8, 9
CLK1, CLK0
Input
Pulldown
Single-ended clock inputs. LVCMOS/LVTTL interface levels.
10, 14,
15, 16
V0, V1,
V2, V3
Input
Pulldown
VCXO PLL divider selection pins. LVCMOS/LVTTL interface levels.
12
MR
Input
Pulldown
Active HIGH Master Reset. When logic HIGH, the internal dividers are reset
causing the output to go low. When logic LOW, the internal dividers and the
output is enabled. LVCMOS/LVTTL interface levels.
13
MF
Input
Pulldown
FemtoClock multiplication factor select pin. LVCMOS/LVTTL interface levels.
17
VDDA
Power
Analog supply pin.
18
VDDO
Power
Output supply pin.
19
Q
Output
Single-ended VCXO PLL clock output. LVCMOS/LVTTL interface levels.
21
OE
Input
Pullup
Output enable. When logic LOW, the clock output is in high-impedance. When
logic HIGH, the output is enabled. LVCMOS/LVTTL interface levels.
23, 24
N1, N0
Input
Pulldown
FemtoClock output divide select pins. LVCMOS/LVTTL interface levels.
26
XTAL_SEL
Input
Pulldown
Crystal select. When HIGH, selects XTAL1. When LOW, selects XTAL0.
LVCMOS/LVTTL interface levels.
27,
28
XTAL_OUT1,
XTAL_IN1
Input
Crystal oscillator interface. XTAL_IN1 is the input. XTAL_OUT1 is the output.
30,
31
XTAL_OUT0,
XTAL_IN0
Input
Crystal oscillator interface. XTAL_IN0 is the input. XTAL_OUT0 is the output.
32
VDDX
Power
Power supply pin for VCXO charge pump.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
CIN
Input Capacitance
4pF
CPD
Power Dissipation Capacitance
(per output)
VDD = VDDO = 3.465V
8.5
pF
RPULLUP
Input Pullup Resistor
51
k
RPULLDOWN Input Pulldown Resistor
51
k
ROUT
Output Impedance
22.5
相關(guān)PDF資料
PDF描述
VE-J4M-MX-F4 CONVERTER MOD DC/DC 10V 75W
VE-J4M-MX-F3 CONVERTER MOD DC/DC 10V 75W
VE-2V3-MX-F4 CONVERTER MOD DC/DC 24V 75W
ICS874001AGI-05LF IC PCI EXPRSS/JITT ATTEN 20TSSOP
MS27508E22B1S CONN RCPT 100POS BOX MNT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS810001DK-21LFT 功能描述:IC CLK GEN SYNC VCXO DL 32VFQFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS810-06 制造商:ICS 制造商全稱:ICS 功能描述:VCXO-TO-6 LVCMOS OUTPUTS
ICS81006AK 制造商:ICS 制造商全稱:ICS 功能描述:VCXO-TO-6 LVCMOS OUTPUTS
ICS81006AKI 制造商:ICS 制造商全稱:ICS 功能描述:VCXO-TO-6 LVCMOS OUTPUTS
ICS81006AKILF 功能描述:IC VCXO TO 6 LVCMOS OUT 20VFQFPN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT