- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9004 > ICS581G-02LF (IDT, Integrated Device Technology Inc)IC CLK MUX GLITCH FREE 16-TSSOP PDF資料下載
參數(shù)資料
| 型號： | ICS581G-02LF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK MUX GLITCH FREE 16-TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Clock Distibution and Generation 1.0 |
| 標準包裝： | 96 |
| 系列： | ClockBlocks™ |
| 類型： | 扇出緩沖器（分配），零延遲緩沖 |
| PLL： | 是 |
| 輸入： | 時鐘 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:4 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 200MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 其它名稱： | 581G-02LF |
ICS581-01/02
ZERO DELAY GLITCH-FREE CLOCK MULTIPLEXER
ZDB AND MULTIPLEXER
IDT / ICS ZERO DELAY GLITCH-FREE CLOCK MULTIPLEXER
3
ICS581-01/02
REV L 051310
Pin Descriptions
Device Operation
The ICS581-01 and ICS581-02 are very similar. Following is
a description of the operation of the ICS581-01 and the
differences of the ICS581-02.
The ICS581-01 is a PLL-based, zero delay, clock
multiplexer. The device consists of an input multiplexer
controlled by SELA that selects between two clock inputs.
The output of the mux drives the reference input of a phase
locked loop. The other input to the PLL comes from a
feedback input pin called FBIN. The output of the PLL drives
four low skew outputs. These chip outputs are therefore
buffered versions of the selected input clock with zero delay
and 50/50 duty cycle.
For correct operation, one of the clock outputs must be
connected to FBIN. In this datasheet, CLK4 is shown as the
feedback, but any one of the four clock outputs can be used.
If output termination resistors are used, the feedback should
be connected before the resistor. It is a property of the PLL
used on this chip that it will align rising edges on FBIN and
either INA or INB (depending on SELA). Since FBIN is
connected to a clock output, this means that the outputs
appear to align with the input with zero delay.
When the input select (SELA) is changed, the output clock
will change frequency and/or phase until it lines up with the
new input clock. This occurs in a smooth, gradual manner
without any short pulses or glitches and will typically take a
few tens of microseconds.
The part must be configured to operate in the correct
frequency range. The table on page two gives the
recommended range.
The four low skew outputs are controlled by two output
enable pins that allow either one, three, or four simultaneous
outputs. If both OE pins are low, the PLL is powered down.
Note that the clock driving the FBIN pin must not be
tri-stated unless the PLL is powered down. Otherwise the
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
S0
Input
Select 0 for frequency range. See table. Internal pull-up.
2
S1
Input
Select 1 for frequency range. See table. Internal pull-up.
3
VDD
Power
Power Supply. Connect to +3.3 V or +5 V.
4
INA
Input
Input Clock A.
5
INB
Input
Input Clock B.
6
GND
Power
Connect to ground.
7
FBIN
Input
Feedback input. Connect to a clock output.
8
OE0
Input
Output enable 0. See table. Internal pull-up.
9
OE1
Input
Output enable 1. See table. Internal pull-up.
10
GND
Power
Connect to ground.
11
CLK4
Output
Low skew clock output.
12
CLK3
Output
Low skew clock output.
13
CLK2
Output
Low skew clock output.
14
CLK1
Output
Low skew clock output.
15
VDD
Power
Power Supply. Connect to +3.3 V or +5 V.
16 (-01)
SELA
Input
Mux select. Selects INA when high. Internal pull-up.
16 (-02)
DIV
Input
Timeout select. See table. Internal pull-up.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS527R-02LFT | IC CLOCK SLICER ZD BUFFER 28SSOP |
| MPC92429AC | IC SYNTHESIZER LVPECL 32-LQFP |
| VE-JTH-MZ-F3 | CONVERTER MOD DC/DC 52V 25W |
| VE-2TY-MX-F3 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VE-20Y-MX-F1 | CONVERTER MOD DC/DC 3.3V 49.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS581G-02LFT | 功能描述:IC CLK MUX GLITCH FREE 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:ClockBlocks™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS581G-02T | 功能描述:IC CLK MUX GLITCH FREE 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:ClockBlocks™ 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS5OSK481 | 制造商:ICS 制造商全稱:ICS 功能描述:48 MHz Tiny USB Clock Source |
| ICS5OSK481TILF | 制造商:ICS 制造商全稱:ICS 功能描述:48 MHz Tiny USB Clock Source |
| ICS5OSK481TILFT | 制造商:ICS 制造商全稱:ICS 功能描述:48 MHz Tiny USB Clock Source |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。