參數(shù)資料
型號: ICS1572M-101
英文描述: GT 4C 4#12 PIN RECP WALL RM
中文描述: 用戶可編程的差分輸出圖形時鐘發(fā)生器
文件頁數(shù): 17/19頁
文件大?。?/td> 276K
代理商: ICS1572M-101
Output Circuitry
The dot clock signals CLK and CLK- are typically the highest
frequency signals present in the workstation. To minimize
problems with EMI, crosstalk, and capacitive loading extra
care should be taken in laying out this area of the PC board.
The
ICS1572
is packaged in a 0.3”-wide 20-pin SOIC package.
This permits the clock generator, crystal, and related compo-
nents to be laid out in an area the size of a postage stamp. The
ICS1572
should be placed as close as possible to the RAM-
DAC. The CLK and CLK- pins are running at VHF frequen-
cies; one should minimize the length of PCB trace connecting
them to the RAMDAC so that they don’t become radiators of
RF energy.
At the frequencies that the
ICS1572
is capable of, PC board
traces may be long enough to be a significant portion of a
wavelength of that frequency. PC traces for CLK and CLK-
should be treated as transmission lines, not just interconnecting
wires. These lines can take two forms: microstrip and stripline.
A microstrip line is shown below:
Essentially, the microstrip is a copper trace on a PCB over a
ground plane. Typically, the dielectric is G10 glass epoxy. It
differs from a standard PCB trace in that its width is calculated
to have a characteristic impedance. To calculate the charac-
teristic impedance of a microstrip line one must know the width
and thickness of the trace, and the thickness and dielectric
constant of the dielectric. For G10 glass epoxy, the dielectric
constant (e
r
) is about 5. Propagation delay is strictly a function
of dielectric constant. For G10 propagation, delay is calculated
to be 1.77 ns/ft.
Stripline is the other form a PCB transmission line can take. A
buried trace between ground planes (or between a power plane
and a ground plane) is common in multi-layer boards.
Attempting to create a workstation design without the use of
multi-layer boards would be adventurous to say the least, the
issue would more likely be whether to place the interconnect
on the surface or between layers. The between layer approach
would work better from an EMI standpoint, but would be more
difficult to lay out. A stripline is shown below:
Using 1oz. copper (0.0015” thick) and 0.040” thickness G10,
a 0.010” trace will exhibit a characteristic impedance of 75
in a stripline configuration.
Typically, RAMDACS require a V
ih
of V
AA
-1.0 Volts as a
guaranteed logical “1” and a V
il
of V
AA
-1.6 as a guaranteed
logical “0.” Worst case input capacitance is 10 pF.
Output circuitry for the
ICS1572
is shown in the following
diagram. It consists of a 4/1 current mirror, and two open drain
output FETs along with inverting buffers to alternately enable
each current-sinking driver. Both CLK and CLK- outputs are
connected to the respective CLOCK and CLOCK* inputs of
the RAMDAC with transmission lines and terminated in their
equivalent impedances by the Thevenin equivalent impedances
of R1 and R2 or R1’ and R2’.
ICS1572 Application Information
Output Circuit Considerations for the ICS1572
17
相關(guān)PDF資料
PDF描述
ICS1572M-301 GT 4C 4#12 SKT RECP WALL RM
ICS1574B GT 5C 5#12 PIN RECP WALL RM
ICS1574BEB GT 5C 5#12 SKT RECP WALL RM
ICS1574BM GT 10C 10#16 PIN RECP WALL RM
ICS1660 GT 13C 13#16 PIN RECP WALL RM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS1572M301 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator
ICS1572M-301 制造商:ICS 制造商全稱:ICS 功能描述:User Programmable Differential Output Graphics Clock Generator
ICS1574B 制造商:ICS 制造商全稱:ICS 功能描述:User Programmable Laser Engine Pixel Clock Generator
ICS1574BEB 制造商:ICS 制造商全稱:ICS 功能描述:User Programmable Laser Engine Pixel Clock Generator
ICS1574BM 功能描述:IC CLOCK GEN PROGR LASER 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG