- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383085 > ICL7134UKMJI (HARRIS SEMICONDUCTOR) 14-Bit Multiplying Microprocessor-Compatible D/A Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | ICL7134UKMJI |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | DAC |
| 英文描述： | 14-Bit Multiplying Microprocessor-Compatible D/A Converter |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 1 us SETTLING TIME, 14-BIT DAC, CDIP28 |
| 文件頁(yè)數(shù)： | 12/16頁(yè) |
| 文件大小： | 773K |
| 代理商： | ICL7134UKMJI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
12
Offset Adjustment
1. Connect all data inputs and WR, CS, A
0
and A
1
to
DGND.
2. Adjust the offset zero-adjust trim-pot of the operational
amplifier A
2
, if used, for a maximum of 0V
±
50
μ
V at
AGND
S
.
3. Set data to 000000....00. Adjust the offset zero-adjust
trim-pot of any output op-amp A
1
, for a maximum of 0V
±
50
μ
V at V
OUT
.
4. Connect D
13
(MSB) data input to V+.
5. Adjust the offset zero-adjust trim-pot of op-amp A
3
for a
maximum of 0V
±
50
μ
V at the R
INV
terminal (pin 19).
Gain Adjustment (Optional)
1. Connect WR, CS, A
0
and A
1
to DGND.
2. Connect D
0
, D
1
... D
12
to V+, D
13
(MSB) to DGND.
3. Monitor V
OUT
for a -V
REF
(1 - 1/2
13
) reading.
4. To increase V
OUT
, connect a series resistor of 10
or
less between the A
1
output and the R
FB
terminal (pin 21).
5 To decrease V
OUT
, connect a series resistor of 5
or
less between the reference voltage and the V
RFL
termi-
nal (pin 18).
Processor Interfacing
The ease of interfacing to a processor can be seen from
Figure 11, which shows the ICL7134 connected to an 8035
or any other processor such as an 8049. The data bus feeds
into both register inputs; three port lines, in combination with
the WR line, control the byte-wide loading into these
registers and then the DAC register. A complete DAC set-up
requies 4 write instructions to the port, to set up the address
and CS lines, and 3 external data transfers, one a dummy
for the final transfer to the DAC register.
A similar arrangement can be used with an 8080A, 8228,
and 8224 chip set. Figure 12 shows the circuit, which can be
arranged as a memory-mapped interface (using MEMW) or
as an I/O-mapped interface (using I/O WRITE). See A020
and R005 for discussions of the relative merits of memory-
mapped versus I/O-mapped interfacing, as well as some
other ideas on interfacing with 8080 processors. The 8085
processor has a very similar interface, except that the con-
trol lines available are slightly different, as shown in Figure
13. The decoding of the IO/M line, which controls memory-
mapped or I/O-mapped operation, is arbitrary, and can be
omitted if not necessary. Neither the MC680X nor R650X
processor families offer specific I/O operations. Figure 14
shows a suitable interface to either of these systems, using a
direct connection. Several other decoding options can be
used, depending on the other control signals generated in
the system. Note that the R650X family does not require
VMA to be decoded with the address lines.
FIGURE 10. BIPOLAR (2’S COMPLEMENT), FOUR-QUADRANT MULTIPLYING CIRCUIT
ICL7134
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICL7134UKIJI | 14-Bit Multiplying Microprocessor-Compatible D/A Converter |
| ICL7134UKCJI | 14-Bit Multiplying Microprocessor-Compatible D/A Converter |
| ICL7135CQI | 4 Digit A/D Converter with Multiplexed BCD Outputs |
| IC7135 | 4 Digit A/D Converter with Multiplexed BCD Outputs |
| ICL7135 | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICL7134ULCJI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ICL7134ULIJI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ICL7134WKCJI | 制造商:Harris Corporation 功能描述: |
| ICL7135 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4 Digit A/D Converter with Multiplexed BCD Outputs |
| ICL7135_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:4 Digit, BCD Output, A/D Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。