- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383084 > ICL7112KIDL (HARRIS SEMICONDUCTOR) 12-Bit, High-Speed, CMOS uP-Compatible A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | ICL7112KIDL |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | ADC |
| 英文描述： | 12-Bit, High-Speed, CMOS uP-Compatible A/D Converter |
| 中文描述： | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP40 |
| 文件頁(yè)數(shù)： | 8/14頁(yè) |
| 文件大?。?/td> | 758K |
| 代理商： | ICL7112KIDL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
6-8
By adding a three-state buffer and two control gates, the
End-of-Conversion (EOC) output can be used to control a
“Start and Poll” interface (Figure 6). In this mode, the A
0
and
CS lines connect the EOC output to the data bus along with
the most significant byte of data. After pulsing the WR line to
initiate a conversion, the microprocessor continually reads
the most significant byte until it detects a high level on the
EOC bit. The “Start and Poll” interface increases data
throughput compared with the “Start and Wait” method by
eliminating delays between the conversion termination and
the microprocessor read operation.
Other interface configurations can be used to increase data
throughput without monopolizing the microprocessor during
waiting or polling operations by using the EOC line as an
interrupt generator as shown in Figure 7. After the conver-
sion cycle is initiated, the microprocessor can continue to
execute routines that are independent of the A/D converter
until the converter’s output register actually holds valid data.
For fastest data throughput, the ICL7112 can be connected
directly to the data bus but controlled by way of a Direct
V
IN
V
REF
AGND
DGND
ICL7112
V
IN +
SOURCE -
V
REF -
SOURCE +
FIGURE 4. RECOMMENDED GROUNDING TECHNIQUE TO ELIMINATE GROUND LOOP ERRORS
ICL7112
A
0
CS
RD
BUS
OVR
D
8
- D
11
D
0
- D
7
WR
A
0
- A
N
CS
RD
μ
P
OVR
D
0
- D
7
WR
ADDRESS
DECODE
ADDRESS BUS
DATA BUS
A
0
READ
LOW BYTE
READ
HIGH BYTE
START
CONVERSION
WAIT
RD
A
0
CS
WR
FIGURE 5. “START AND WAIT” OPERATION
ICL7112
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICL7112LIDL | 12-Bit, High-Speed, CMOS uP-Compatible A/D Converter |
| ICL7116CJL | 3 Digit A/D Converter With Display Hold |
| ICL7117CJL | 3 Digit A/D Converter With Display Hold |
| ICL7116CPL | 3 Digit A/D Converter With Display Hold |
| ICL7116 | Replaced by SN65LVDT32B,SN65LVDT33 : High-Speed Differential Receivers 16-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICL7112KMDL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, High-Speed, CMOS uP-Compatible A/D Converter |
| ICL7112LCDL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, High-Speed, CMOS uP-Compatible A/D Converter |
| ICL7112LIDL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, High-Speed, CMOS uP-Compatible A/D Converter |
| ICL7112LMDL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, High-Speed, CMOS uP-Compatible A/D Converter |
| ICL7115 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:N-CHANNEL JFET |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。