參數(shù)資料
型號(hào)： IC42S32800L-6T
英文描述： 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM
中文描述： 200萬(wàn)× 32位× 4個(gè)銀行（256兆）內(nèi)存
文件頁(yè)數(shù)： 23/62頁(yè)
文件大?。?/td> 879K
代理商： IC42S32800L-6T
IC42S32800
IC42S32800L
Integrated Circuit Solution Inc.
DR046-0B 12/21/2004
23
6.A.C.Test Conditions
LVTTL Interface
Reference Level of Output Signals
Output Load
Input Signal Levels
Transition Time (Rise and Fall)of Input Signals
Reference Level of Input Signals
1.4V /1.4V
Reference to the Under Output Load
2.4V /0.4V
1ns
1.4V
1.4V
50
Output
30pF
Z0=
50
LVTTL A.C. Test Load
7.
Transition times are measured between VIH and VIL.Transition(rise and fall)of input signals are in a fixed slope
(1 ns).
t
HZ
defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
If clock rising time is longer than 1 ns,(t
R
/2 -0.5)ns should be added to the parameter.
10. Assumed input rise and fall time t
T
(t
R
&t
F
)=1 ns
If t
R
or t
F
is longer than 1 ns,transient time compensation should be considered,i.e.,[(tr +tf)/2 -1 ]ns
should be added to the parameter.
11. Power up Sequence
Power up must be performed in the following sequence.
1) Power must be applied to V
DD
and V
DDQ
(simultaneously)when all input signals are held “NOP”state
and both CKE =”H”and DQM =”H.”The CLK signals must be started at the same
time.
2) After power-up,a pause of 200
μ
seconds minimum is required.Then,it is recom
mended that DQM is held “HIGH”(V
DD
levels)to ensure DQ output is in high
impedance.
3) All banks must be precharged.
4) Mode Register Set command must be asserted to initialize the Mode register.
5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.
8.
9.
相關(guān)PDF資料
PDF描述
IC42S32800L-6TG 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM
IC42S32800L-6TI 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM
IC42S32800L-6TIG 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM
IC42S32800L-7B 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM
IC42S32800L-7BG 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IC42S32800L-6TG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM
IC42S32800L-6TI 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM
IC42S32800L-6TIG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM
IC42S32800L-7B 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM
IC42S32800L-7BG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*