- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360719 > IC42S32400L-8TIG 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IC42S32400L-8TIG |
| 英文描述： | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| 中文描述： | 100萬(wàn)× 32位× 4個(gè)銀行（128兆）內(nèi)存 |
| 文件頁(yè)數(shù)： | 22/62頁(yè) |
| 文件大?。?/td> | 899K |
| 代理商： | IC42S32400L-8TIG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)
IC42S32400
IC42S32400L
22
Integrated Circuit Solution Inc.
DR038-0C 02/01/2005
- 6/7/8
Symbol
t
RC
A.C. Parameter
Min.
Max.
Unit
Note
Row cycle time
(same bank)
Row activate to row activate delay
(different banks)
RAS# to CAS# delay
(same bank)
Precharge to refresh/row activate command
(same bank)
Row activate to precharge time
(same bank)
Clock cycle time
60/70/80
9
t
RRD
12/14/16
9
t
RCD
18/21/24
9
t
RP
18/21/24
9
t
RAS
42/49/56
100,000
9
t
CK2
t
CK3
t
AC2
CL* = 2
CL* = 3
CL* = 2
- / - /10
6/7/8
ns
Access time from CLK
- / - /8
9
t
AC3
t
OH
(positive edge)
Data output hold time
CL* = 3
5.5/5.5/6
2/2.5/2.5
9
t
CH
Clock high time
2/3/3
10
t
CL
Clock low time
2/3/3
10
t
IS
Data/Address/Control Input set-up time
1.5/1.75/2
10
t
IH
Data/Address/Control Input hold time
1
10
t
LZ
Data output low impedance
1
9
8
t
HZ
t
DAL
Data output high impedance
Input data to active/refresh command
delay time (During Auto-precharge)
Exit self refresh and active command
Auto refresh Period
Refresh cycle time(4096)
Write Recovery Time
CAS# to CAS# Delay time
Mode Register Set cycle time
CKE to clock enable or power down exit
setup mode
5.5/5.5/6
* CL is CAS# Latency.
2CLK+t
RP
t
SRX
t
RFC
t
REF
t
WR
t
CCD
t
MRS
t
PDE
70
64
60/70/80
ms
2
1
CLK
2
1
Electrical Characteristics and Recommended A.C.Operating Conditions
(VDD =3.3V
±
0.3V,Ta =0~70 C)(Note:5,6,7,8)
Note:
1. Stress greater than those listed under “Absolute Maximum Ratings”may cause permanent damage to the device.
2. All voltages are referenced to VSS.
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of
tCK and tRC.Input signals are changed one time during tCK.
4. These parameters depend on the output loading.Specified values are obtained with the output open.
5. Power-up sequence is described in Note 11.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IC42S32800 | 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6B | 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6BG | 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6BI | 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6BIG | 2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S32800 | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6B | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6BG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6BI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6BIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。