- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360718 > IC42S32400L-8TG 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號： | IC42S32400L-8TG |
| 英文描述： | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| 中文描述： | 100萬× 32位× 4個銀行（128兆）內存 |
| 文件頁數(shù)： | 22/62頁 |
| 文件大?。?/td> | 899K |
| 代理商： | IC42S32400L-8TG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
IC42S32400
IC42S32400L
22
Integrated Circuit Solution Inc.
DR038-0C 02/01/2005
- 6/7/8
Symbol
t
RC
A.C. Parameter
Min.
Max.
Unit
Note
Row cycle time
(same bank)
Row activate to row activate delay
(different banks)
RAS# to CAS# delay
(same bank)
Precharge to refresh/row activate command
(same bank)
Row activate to precharge time
(same bank)
Clock cycle time
60/70/80
9
t
RRD
12/14/16
9
t
RCD
18/21/24
9
t
RP
18/21/24
9
t
RAS
42/49/56
100,000
9
t
CK2
t
CK3
t
AC2
CL* = 2
CL* = 3
CL* = 2
- / - /10
6/7/8
ns
Access time from CLK
- / - /8
9
t
AC3
t
OH
(positive edge)
Data output hold time
CL* = 3
5.5/5.5/6
2/2.5/2.5
9
t
CH
Clock high time
2/3/3
10
t
CL
Clock low time
2/3/3
10
t
IS
Data/Address/Control Input set-up time
1.5/1.75/2
10
t
IH
Data/Address/Control Input hold time
1
10
t
LZ
Data output low impedance
1
9
8
t
HZ
t
DAL
Data output high impedance
Input data to active/refresh command
delay time (During Auto-precharge)
Exit self refresh and active command
Auto refresh Period
Refresh cycle time(4096)
Write Recovery Time
CAS# to CAS# Delay time
Mode Register Set cycle time
CKE to clock enable or power down exit
setup mode
5.5/5.5/6
* CL is CAS# Latency.
2CLK+t
RP
t
SRX
t
RFC
t
REF
t
WR
t
CCD
t
MRS
t
PDE
70
64
60/70/80
ms
2
1
CLK
2
1
Electrical Characteristics and Recommended A.C.Operating Conditions
(VDD =3.3V
±
0.3V,Ta =0~70 C)(Note:5,6,7,8)
Note:
1. Stress greater than those listed under “Absolute Maximum Ratings”may cause permanent damage to the device.
2. All voltages are referenced to VSS.
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of
tCK and tRC.Input signals are changed one time during tCK.
4. These parameters depend on the output loading.Specified values are obtained with the output open.
5. Power-up sequence is described in Note 11.
相關PDF資料 |
PDF描述 |
|---|---|
| IC42S32400L-8TI | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-8TG | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-8TI | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400L | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-7BIG | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S32400L-8TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400L-8TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32800 | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6B | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
| IC42S32800-6BG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2M x 32 Bit x 4 Banks (256-MBIT) SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。