- 您現(xiàn)在的位置：買賣IC網 > PDF目錄360716 > IC42S16400A-7T 1M x 16Bit x 4 Banks (64-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號： | IC42S16400A-7T |
| 英文描述： | 1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| 中文描述： | 100萬× 16 × 4銀行（64兆位）內存 |
| 文件頁數(shù)： | 15/67頁 |
| 文件大小： | 1072K |
| 代理商： | IC42S16400A-7T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
IC42S16400A
Integrated Circuit Solution Inc.
DR039-0A 02/19/2004
15
Initiallization
Before starting normal operation, the following power on
sequence is necessary to prevent SDRAM from damged
or malfunctioning.
1. Apply power and start clock. Attempt to maintain CKE
high , DQN high and NOP condition at the inputs.
2. Maintain stable power, table clock , and NOP input
conditions for a minimum of 200us.
3. Issue precharge commands for all bank. (PRE or
PREA)
4. After all banks become idle state (after t
RP
), issue 8 or
more auto-refresh commands.
5. Issue a mode register set command to initialize the
mode regiser.
After these sequence, the SDRAM is in idle state and
ready for normal operation.
Programming the Mode Register
The mode register is programmed by the mode register
set command using address bits A13 through A0 as data
inputs. The register retains data until it is reprogrammed
or the device loses power.
The mode register has four fields;
Options : A13 through A7
CAS
latency : A6 through A4
Wrap type : A3
Burst length : A2 through A0
Following mode register programming, no command can
be asserted befor at least two clock cycles have elapsed.
CAS
Latency
CAS
latency is the most critical parameter being set. It
tells the device how many clocks must elapse before the
data will be available.
The value is determined by the frequency of the clock and
the speed grade of the device. The value can be pro-
grammed as 2 or 3.
Burst Length
Burst Length is the number of words that will be output or
input in read or write cycle. After a read burst is completed,
the output bus will become high impedance.
The burst length is programmable as 1, 2, 4, 8 or full page.
Wrap Type (Burst Sequence)
The wrap type specifies the order in which the burst data
will be addressed. The order is programmable as either
“Sequential” or “Interleave”. The method chosen will
depend on the type of CPU in the system.
相關PDF資料 |
PDF描述 |
|---|---|
| IC42S16400A-7TG | 1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400A-7TI | 1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400A-7TIG | 1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16800-8TI | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S16800L-6TI(G) | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S16400A-7TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400A-7TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400A-7TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400F-5TL | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S16400F-6TL | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。