參數(shù)資料
型號(hào): IC42S16400A-6BIG
英文描述: 1M x 16Bit x 4 Banks (64-MBIT) SDRAM
中文描述: 100萬(wàn)× 16 × 4銀行(64兆位)內(nèi)存
文件頁(yè)數(shù): 15/67頁(yè)
文件大?。?/td> 1072K
代理商: IC42S16400A-6BIG
IC42S16400A
Integrated Circuit Solution Inc.
DR039-0A 02/19/2004
15
Initiallization
Before starting normal operation, the following power on
sequence is necessary to prevent SDRAM from damged
or malfunctioning.
1. Apply power and start clock. Attempt to maintain CKE
high , DQN high and NOP condition at the inputs.
2. Maintain stable power, table clock , and NOP input
conditions for a minimum of 200us.
3. Issue precharge commands for all bank. (PRE or
PREA)
4. After all banks become idle state (after t
RP
), issue 8 or
more auto-refresh commands.
5. Issue a mode register set command to initialize the
mode regiser.
After these sequence, the SDRAM is in idle state and
ready for normal operation.
Programming the Mode Register
The mode register is programmed by the mode register
set command using address bits A13 through A0 as data
inputs. The register retains data until it is reprogrammed
or the device loses power.
The mode register has four fields;
Options : A13 through A7
CAS
latency : A6 through A4
Wrap type : A3
Burst length : A2 through A0
Following mode register programming, no command can
be asserted befor at least two clock cycles have elapsed.
CAS
Latency
CAS
latency is the most critical parameter being set. It
tells the device how many clocks must elapse before the
data will be available.
The value is determined by the frequency of the clock and
the speed grade of the device. The value can be pro-
grammed as 2 or 3.
Burst Length
Burst Length is the number of words that will be output or
input in read or write cycle. After a read burst is completed,
the output bus will become high impedance.
The burst length is programmable as 1, 2, 4, 8 or full page.
Wrap Type (Burst Sequence)
The wrap type specifies the order in which the burst data
will be addressed. The order is programmable as either
“Sequential” or “Interleave”. The method chosen will
depend on the type of CPU in the system.
相關(guān)PDF資料
PDF描述
IC42S16400A-6T 1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-6TG 1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-6TI 1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-6TIG 1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-7BG 1M x 16Bit x 4 Banks (64-MBIT) SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IC42S16400A-6T 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-6TG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-6TI 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-6TIG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-7BG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM