- 您現在的位置：買賣IC網 > PDF目錄362808 > IC42S16101-7TI 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM PDF資料下載
參數資料
| 型號： | IC42S16101-7TI |
| 英文描述： | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| 中文描述： | 為512k × 16位× 2銀行（16兆）內存 |
| 文件頁數： | 34/78頁 |
| 文件大小： | 786K |
| 代理商： | IC42S16101-7TI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
IC42S16101
34
Integrated Circuit Solution Inc.
DR025-0F 01/17/2005
Burst Data Interruption U/LDQM Pins
(Write Cycle)
Burst data input can be temporarily interrupted (muted )
during a write cycle using the U/LDQM pins. Regardless of
the
CAS
latency, as soon as one of the U/LDQM pins goes
HIGH, the corresponding externally applied input data will
no longer be written to the device internal circuits.
Subsequently, the corresponding input continues to be
muted as long as that U/LDQM pin remains HIGH.
The IC42S16101 will revert to accepting input as soon as
Burst Read and Single Write
The burst read and single write mode is set up using the
mode register set command. During this operation, the
burst read cycle operates normally, but the write cycle only
writes a single data item for each write cycle. The
CAS
latency and DQM latency are the same as in normal mode.
that pin is dropped to LOW and data will be written to the
device. This input control operates independently on a byte
basis with the UDQM pin controlling upper byte input (pin
I/O8 to I/O15) and the LDQM pin controlling the lower byte
input (pins I/O0 to I/O7).
Since the U/LDQM pins control the device input buffers
only, the cycle continues internally and, inparticular,
incrementing of the internal burst counter continues.
WRITE A0
COMMAND
I/O
CLK
D
IN
A0
WRITE (CA=A, BANK 0)
WRITE A0
COMMAND
UDQM
LDQM
I/O8-I/O15
I/O0-I/O7
CLK
D
IN
A1
WRITE (CA=A, BANK 0)
DATA MASK (LOWER BYTE)
DATA MASK (UPPER BYTE)
t
DMD=0
D
IN
A2
D
IN
A3
D
IN
A0
D
IN
A3
Don’t Care
CAS
latency = 2, 3
CAS
latency = 2, burst length = 4
相關PDF資料 |
PDF描述 |
|---|---|
| IC42S16101-7TIG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102 | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-5BG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-5BIG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-5T | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IC42S16101-7TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102 | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-5BG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-5BIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-5T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。