- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360703 > IBM25PPC750L-GB333C2R Microprocessor PDF資料下載
參數(shù)資料
| 型號： | IBM25PPC750L-GB333C2R |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 23/50頁 |
| 文件大?。?/td> | 516K |
| 代理商： | IBM25PPC750L-GB333C2R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
5/20/99
Version 1.51
PowerPC 740 and PowerPC 750 Datasheet
Page 19
PowerPC 740 and PowerPC 750 Embedded Microprocessor
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L
L2 Bus Output AC Specifications
The following table provides the L2 bus output interface AC timing specifications for the 750 as defined in
Figure 8.
L2 Bus Output Interface AC Timing Specifications
1
See Table “Recommended Operating Conditions,” on page 7 for operating conditions, C
L
= 20pF
3
Num
Characteristic
L2CR[14-15] is equivalent to:
Unit
Notes
00
2
01
10
11
Min
Max
Min
Max
Min
Max
Min
Max
26
L2SYNC_IN to output valid, 300,
333, 366 MHz processor sorts.
—
3.2
—
3.7
—
Rsv
5
—
Rsv
5
ns
26
L2SYNC_IN to output valid, 400
MHz processor sort.
—
3.0
—
3.5
—
Rsv
5
—
Rsv
5
ns
26
L2SYNC_IN to output valid, 466
MHz processor sort.
—
2.6
—
3.1
—
Rsv
5
—
Rsv
5
ns
27
L2SYNC_IN to output hold
0.5
—
1.0
—
Rsv
5
—
Rsv
5
—
ns
4,6
28
L2SYNC_IN to high impedance
—
3.0
—
4.0
—
Rsv
5
—
Rsv
5
ns
6
Note:
1. All outputs are measured from the midpoint voltage (1.4v) of the rising edge of L2SYNC_IN to the midpoint voltage of the signal in question. The output
timings are measured at the pins.
2. The outputs are valid for both single-ended and differential L2CLK modes. For flow-through and pipelined reg-reg synchronous burst SRAMs,
L2CR[14-15] = 00 is recommended. For pipelined late-write synchronous burst SRAMs, L2CR[14-15] = 01 is recommended.
3. All maximum timing specifications assume CL = 20pF.
4. This measurement assumes CL= 5pF.
5. Reserved for future use.
6. Guaranteed by design and characterization, and not tested.
Figure 8. L2 Bus Output Timing Diagrams
27
VM
VM = Midpoint Voltage (1.4V)
L2SYNC_IN
26
ALL OUTPUTS
VM
28
L2DATA BUS
VM
VM
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC750L-GB333C2SR | Microprocessor |
| IBM25PPC750L-GB333C2ST | Microprocessor |
| IBM25PPC750L-GB333C2T | Microprocessor |
| IBM25PPC750L-GB333D2R | Microprocessor |
| IBM25PPC750L-GB333D2SR | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC750L-GB333C2SR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB333C2ST | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB333C2T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB333D2R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB333D2SR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。