參數(shù)資料
型號: IBM25PPC750GXECR6H82T
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA292
封裝: 21 X 21 MM, 1 MM PITCH, LEAD FREE, CERAMIC, BGA-292
文件頁數(shù): 74/74頁
文件大?。?/td> 1054K
代理商: IBM25PPC750GXECR6H82T
Datasheet
IBM PowerPC 750GX RISC Microprocessor
DD1.X
750GX_ds_body.fm.SA14-2765-02
September 2, 2005
General Information
Page 9 of 73
1. General Information
The IBM PowerPC 750GX RISC1 Microprocessor is a 32-bit implementation of the IBM PowerPC family.
This document contains pertinent physical and electrical characteristics of the IBM PowerPC 750GX RISC
Microprocessor Revision DD1.X Single Chip Module (SCM). The IBM PowerPC 750GX RISC Microprocessor
is also referred to as the 750GX throughout this document.
1.1 Features
This section summarizes the features of the 750GX
implementation of the PowerPC Architecture.
Major features of the 750GX include the following:
Branch processing unit
– Four instructions fetched per clock
– One branch processed per cycle (plus
resolving two speculations)
– Up to one speculative stream in execution,
one additional speculative stream in fetch
– 512-entry branch history table (BHT) for
dynamic prediction
– 64-entry, 4-way set associative branch
target instruction cache (BTIC) for
eliminating branch delay slots
Decode
– Register file access
– Forwarding control
– Partial instruction decode
Load/store unit
– One cycle load or store cache access (byte,
half-word, word, double-word)
– Effective address generation
– Hits under miss (four outstanding misses)
– Single-cycle misaligned access within
double-word boundary
– Alignment, zero padding, sign extend for
integer register file
– Floating-point internal format conversion
(alignment, normalization)
– Sequencing for load/store multiples and
string operations
– Store gathering
– Cache and translation lookaside buffer
(TLB) instructions
– Big-endian and little-endian byte addressing
supported
– Misaligned little-endian support in hardware
Dispatch unit
– Full hardware detection of dependencies
(resolved in the execution units)
– Dispatch two instructions to six independent
units (system, branch, load/store, fixed-point
unit 1, fixed-point unit 2, or floating-point)
– 4-stage pipeline: fetch, dispatch, execute,
and complete
– Serialization control (predispatch,
postdispatch, execution, serialization)
Fixed-point units
– Fixed-point unit 1 (FXU1): multiply, divide,
shift, rotate, arithmetic, logical
– Fixed-point unit 2 (FXU2): shift, rotate,
arithmetic, logical
– Single-cycle arithmetic: shift, rotate, logical
– Multiply and divide support (multi-cycle)
– Early out multiply
– Thirty-two 32-bit general purpose registers
Floating-point unit
– Support for IEEE-754 standard single-pre-
cision and double-precision floating-point
arithmetic
– Optimized for single-precision multiply/add
– Thirty-two 64-bit floating-point registers
– Enhanced reciprocal estimates
– 3-cycle latency, 1-cycle throughput,
single-precision multiply-add
– 3-cycle latency, 1-cycle throughput,
double-precision add
– 4-cycle latency, 2-cycle throughput,
double-precision multiply-add
– Hardware support for divide
– Hardware support for denormalized
numbers
– Time deterministic non-IEEE mode
1. Reduced instruction set computer
.
相關PDF資料
PDF描述
IBM25PPC750GXEBB5082T 32-BIT, 933 MHz, RISC PROCESSOR, CBGA292
IBM25PPC750GXEBB5H83T 32-BIT, 933 MHz, RISC PROCESSOR, CBGA292
IBM25PPC750GXEBR5H42T 32-BIT, 933 MHz, RISC PROCESSOR, CBGA292
IBM25PPC750GXECB6H82T 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA292
IBM25PPC750GXEAB6H82T 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA292
相關代理商/技術參數(shù)
參數(shù)描述
IBM25PPC750L-DB0A300W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25PPC750L-DB0A333W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25PPC750L-DB0A350W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25PPC750L-DB0A366W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25PPC750L-DB0A375W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor