- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67683 > IBM25PPC750CXEJQ5012T 32-BIT, 500 MHz, RISC PROCESSOR, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | IBM25PPC750CXEJQ5012T |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 500 MHz, RISC PROCESSOR, PBGA256 |
| 封裝： | 27 X 27 MM, LEAD FREE, PLASTIC, BGA-256 |
| 文件頁數(shù)： | 14/44頁 |
| 文件大?。?/td> | 416K |
| 代理商： | IBM25PPC750CXEJQ5012T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Data Sheet
Preliminary
PowerPC 750CXe RISC Microprocessor
750cxe_DD3.1_Dev_3_gen_mkt.fm.1.5
April 8, 2004
Electrical and Thermal Characteristics
Page 13 of 36
Figure 4-4 provides the mode select input timing diagram for the PowerPC 750CXe.
4.5 60x Bus Output AC Specifications
Table 4-8 provides the 60x bus output AC timing specifications for the PowerPC 750CXe as defined in
Figure 4-4. Mode Select Input Timing Diagram
Table 4-8. 60x Bus Output AC Timing Specifications1,4,6 See Table 4-2 on page 7 for operating conditions.
Num
Characteristic
1.8V Mode
2.5 V Mode
Unit
Notes
Min.
Max.
Min.
Max.
12
SYSCLK to Output Driven (Output Enable Time)
0.3
ns
13
SYSCLK to Output Valid
–
2.20
–
2.20
ns
14
SYSCLK to Output Invalid (Output Hold)
0.500
0.400
ns
2
15
SYSCLK to Output High Impedance (all signals except
ARTRY)
–2.5
–
2.5
ns
16
SYSCLK to ARTRY high impedance before precharge
–
3.0
–
3.0
ns
17
SYSCLK to ARTRY precharge enable
0.2t
SYSCLK+1.0
0.2t
SYSCLK+1.0
ns
2, 3, 5
18
Maximum delay to ARTRY precharge
1
t
SYSCLK
3, 5
19
SYSCLK to ARTRY high impedance after precharge
2
t
SYSCLK
3, 5
Notes:
1. All output specifications are measured from the midpoint voltage (0.8V) of the rising edge of SYSCLK to the midpoint voltage of the signal in question
defined in figure 4-5. Both input and output timings are measured at the pin. Timings are determined by design.
2. This minimum parameter assumes CL = 0pF.
3. t
SYSCLK is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of
SYSCLK to compute the actual time duration of the parameter in question.
4. Output signal transitions are defined in figure 4-5.
5. Nominal precharge width for ARTRY is 1.0 t
SYSCLK.
6. Guaranteed by design and characterization, and not tested.
VIH
V
IH = +1.24 V
MODE PINS
10c
11b
HRESET
10c
11b
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC750CXEJQ4012T | 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJQ2013T | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJP5513T | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJP2013T | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJP5512T | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA256 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC750FL-GR0123V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR0124V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR0133T | 制造商:IBM 功能描述:IBMIBM25PPC750FL-GR0133T CSOI9SG LOGIC P |
| IBM25PPC750FL-GR0133V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR1024T | 制造商:IBM 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。