- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67683 > IBM25PPC750CXEJQ4022T 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | IBM25PPC750CXEJQ4022T |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 |
| 封裝： | 27 X 27 MM, LEAD FREE, PLASTIC, BGA-256 |
| 文件頁數(shù)： | 37/44頁 |
| 文件大小： | 416K |
| 代理商： | IBM25PPC750CXEJQ4022T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Data Sheet
PowerPC 750CXe RISC Microprocessor
Preliminary
System Design Information
Page 34 of 36
750cxe_DD3.1_Dev_3_gen_mkt.fm.1.5
April 8, 2004
The level protect circuitry provides no additional leakage current to the signal I/O; however, some amount of
current must be applied to the “keeper” node to overcome the level protection latch. This current is process
dependent, but in no case is the current required over 100
A.
This feature allows the system designer to limit the number of resistors in the design and optimize placement
and reduce costs.
6.7.2 64- or 32-Bit Data Bus Mode
Typical operation is considered to be in 64-bit Data Bus mode. Mode setting is determined by the state of the
mode signal (QACK) at the transition of HRESET from its active to inactive state (low to high). If QACK is low
when HRESET transitions from active to inactive, 64-bit mode is selected. If QACK is high when HRESET
transitions from active to inactive, 32-bit mode is selected.
6.7.3 60x Bus Operation
Selection between 1.8V and 2.5 V I/O is accomplished using the BVSEL pin. If BVSEL is set low then the
1.8V mode is enabled. If BVSEL is set high, then the 2.5V mode is enabled.
6.7.4 DBWO/L2_TSTCLK
One pin has two functions: DBWO and L2_TSTCLK dependent upon the LSSD_MODE pin. When the
LSSD_MODE pin is low, the DBWO/L2_TSTCLK pin is set to L2_TSTCLK function which is used during the
manufacturing process for testing.
When the LSSD_MODE pin is pulled to the high state, the DBWO/L2_TSTCLK pin is set to DBWO which is
identical to those descriptions given in earlier versions of the PowerPC 750CXe RISC Microprocessor
User’s Manuals.
6.7.5 CHKSTP_OUT/CLKOUT
CHKSTP_OUT/CLKOUT share a common pin. CHKSTP_OUT is the normal function of this pin.
The system clock or processor clock may be viewed by setting the appropriate bits in Hardware
Implementation-Dependent Register 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC750CXEJQ7022T | 32-BIT, 600 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJQ7023T | 32-BIT, 600 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750FX-DB0122T | 32-BIT, 600 MHz, RISC PROCESSOR, CBGA292 |
| IBM25PPC750FX-DB1013T | 32-BIT, 733 MHz, RISC PROCESSOR, CBGA292 |
| IBM25PPC750FX-GB0112T | 32-BIT, 600 MHz, RISC PROCESSOR, CBGA292 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC750FL-GR0123V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR0124V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR0133T | 制造商:IBM 功能描述:IBMIBM25PPC750FL-GR0133T CSOI9SG LOGIC P |
| IBM25PPC750FL-GR0133V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR1024T | 制造商:IBM 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。