- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67683 > IBM25PPC750CXEJP5512T 32-BIT, 533 MHz, RISC PROCESSOR, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | IBM25PPC750CXEJP5512T |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA256 |
| 封裝： | 27 X 27 MM, PLASTIC, BGA-256 |
| 文件頁數(shù)： | 28/44頁 |
| 文件大?。?/td> | 416K |
| 代理商： | IBM25PPC750CXEJP5512T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Data Sheet
PowerPC 750CXe RISC Microprocessor
Preliminary
System Design Information
Page 26 of 36
750cxe_DD3.1_Dev_3_gen_mkt.fm.1.5
April 8, 2004
6. System Design Information
This section provides electrical and thermal design recommendations for successful application of the
PowerPC 750CXe.
6.1 PLL Configuration
PLL-CFG (Table 6-1) must be set so that both SYSCLK and the core frequency are within the Clock AC
Timing Specifications shown in Table 4-6 on page 10. In addition, the core frequency must not exceed the
limit specified in the part number and the system must meet the required specifications.
Table 6-1. PowerPC 750CXe Microprocessor PLL Configuration
PLL_CFG (0:3)
Processor to Bus Frequency Ratio (r)
Bin
Dec
0000
0
2.5x1
0001
1
7.5x
0010
2
7x
0011
3
PLL Bypass2
0100
4
2x1
0101
5
6.5x
0110
6
9x5
10x
0111
7
4.5x
1000
8
3x
1001
9
5.5x
1010
10
4x
1011
11
5x
1100
12
8x
1101
13
6x
1110
14
3.5x
1111
15
Off3
Notes:
1. The 2X and 2.5X Processor to Bus Ratios are currently not supported.
2. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set
for 1:1 mode operation. This mode is intended for factory use only. Note: The AC timing specifications given in the document do
not apply in PLL-bypass mode.
3. In Clock - off mode, no clocking occurs inside the PowerPC 750CXe regardless of the SYSCLK input.
4. The SYSCLK limit is 133MHz, as specified in Table 4-6 on page 10. Contact IBM for SYSCLK frequencies above 133MHz.
5. With L1_TSTCLK tied to GND, processor to core frequency ratio is 9:1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC750CXEJP4022T | 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJP7022T | 32-BIT, 600 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJQ4022T | 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJQ7022T | 32-BIT, 600 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJQ7023T | 32-BIT, 600 MHz, RISC PROCESSOR, PBGA256 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC750CXEJP7012T | 制造商:IBM Microelectronics 功能描述:MPU 750XX RISC 32BIT 0.18UM 600MHZ 1.8V/2.5V 256BGA - Trays 制造商:IBM 功能描述:IBM IBM25PPC750CXEJP7012T Co-Processors |
| IBM25PPC750CXEJP7013T | 制造商:IBM 功能描述:IBMIBM25PPC750CXEJP7013T OEM EOL151207 |
| IBM25PPC750FL-GR0123V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR0124V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR0133T | 制造商:IBM 功能描述:IBMIBM25PPC750FL-GR0133T CSOI9SG LOGIC P |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。