參數(shù)資料
型號(hào): IBM25EMPPC750LDBE3330
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360
封裝: 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360
文件頁(yè)數(shù): 28/50頁(yè)
文件大小: 600K
代理商: IBM25EMPPC750LDBE3330
Page 30
Version 1.51
PowerPC 740 and PowerPC 750 Datasheet
5/20/99
PowerPC 740 and PowerPC 750 Embedded Microprocessor
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L
HRESET
B6
Low
Input
INT
C11
Low
Input
L1_TSTCLK1
F8
High
Input
L2ADDR[0-16]
L17, L18, L19, M19, K18, K17, K15, J19, J18, J17, J16, H18, H17,
J14, J13, H19, G18
High
Output
L2AVDD
L13
L2CE
P17
Low
Output
L2CLKOUTA
N15
Output
L2CLKOUTB
L16
Output
L2DATA[0-63]
U14, R13, W14, W15, V15, U15, W16, V16, W17, V17, U17, W18,
V18, U18, V19, U19, T18, T17, R19, R18, R17, R15, P19, P18, P13,
N14, N13, N19, N17, M17, M13, M18, H13, G19, G16, G15, G14,
G13, F19, F18, F13, E19, E18, E17, E15, D19, D18, D17, C18, C17,
B19, B18, B17, A18, A17, A16, B16, C16, A14, A15, C15, B14, C14,
E13
High
I/O
L2DP[0-7]
V14, U16, T19, N18, H14, F17, C19, B15
High
I/O
L2OVDD
D15, E14, E16, H16, J15, L15, M16, P15, R14, R16, T15, F15
L2SYNC_IN
L14
Input
L2SYNC_OUT
M14
Output
L2_TSTCLK1,5
F7
High
Input
L2VSEL
A196
Input
L2WE
N16
Low
Output
L2ZZ
G17
High
Output
LSSD_MODE1
F9
Low
Input
MCP
B11
Low
Input
NC (No-Connect)
B3, B4, B5, W19, K9, K114, K194
——
OVDD 2
D5, D8, D12, E4, E6, E9, E11, F5, H4, J5, L5, M4, P5, R4, R6, R9,
R11, T5, T8, T12
——
PLL_CFG[0-3]
A4, A5, A6, A7
High
Input
QACK
B2
Low
Input
QREQ
J3
Low
Output
Pinout Listing for the 360 CBGA package (cont.)
Signal Name
Pin Number
Active
I/O
Note:
1. These are test signals for factory use only and must be pulled up to OVDD for normal machine operation.
2. OVDD inputs supply power to the I/O drivers and VDD inputs supply power to the processor core.
3. Internally tied to L2OVDD in the 750 360 CBGA package. This is NOT a supply pin.
4. These pins are reserved for potential future use as additional L2 address pins.
5. L2_TSTCLK may be tied to ground for normal machine operation, if extra 60x bus output hold is required on all 60x bus signals. See Table “60X Bus
Output AC Timing Specifications for the 7501,” on page 14, spec 15.
6. These pins are no connects on dd2.x and have no function. They will be added to dd3.x to select voltage levels for the L2 bus (A19) and the rest of the
I/O (W01). Leaving the pin unconnected will select the normal supply value. Connecting these pins to HRESET# or ground on dd3.x will select lower
voltage supply ranges.
相關(guān)PDF資料
PDF描述
IBM25EMPPC750EBUB2330 32-BIT, 233 MHz, RISC PROCESSOR, CBGA360
IBM25EMPPC740EBUF2000 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255
IBM25EMPPC750EBUB2660 32-BIT, 266 MHz, RISC PROCESSOR, CBGA360
IBM25NPE405H-3BA266CZ 32-BIT, 266 MHz, RISC PROCESSOR, PBGA580
IBM25NPE405H-3DA200CZ 32-BIT, 200 MHz, RISC PROCESSOR, PBGA580
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25EMPPC750LEBA300 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA333 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA366 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA400 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA466 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor