- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379204 > IBM11N8645C (IBM Microeletronics) 8M x 64 DRAM MODULE(8M x 64動態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號： | IBM11N8645C |
| 廠商： | IBM Microeletronics |
| 英文描述： | 8M x 64 DRAM MODULE(8M x 64動態(tài)RAM模塊) |
| 中文描述： | 8米× 64 DRAM模塊（8米× 64動態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 1/31頁 |
| 文件大小： | 626K |
| 代理商： | IBM11N8645C |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
IBM11N8645B IBM11N8735B
IBM11N8645C IBM11N8735C
8M x 64/72 DRAM MODULE
75H1747
SA14-4624-04
Revised 3/97
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 33
Features
168 Pin JEDEC Standard, Unbuffered 8 Byte
Dual In-line Memory Module
8Mx64, 8Mx72 Dual Bank Extended Data Out
Page Mode DIMM
S
Performance:
All inputs and outputs are LVTTL (3.3V) compat-
ible
Single 3.3V
±
0.3V Power Supply
Au contacts
Optimized for byte-write non-parity, or ECC
applications
System Performance Benefits:
-Non buffered for increased performance
-Reduced noise (35 VSS/VCC pins)
-Byte write, byte read accesses
-Serial PDs
Extended Data Out (EDO) Mode, Read-Modify-
Write Cycles
Refresh Modes: RAS-Only, CBR and Hidden
Refresh
2048 refresh cycles distributed across 32ms
(11/11 addressing)
4096 refresh cycles distributed across 64ms
(12/10 addressing)
11/11 or 12/10 addressing (Row/Column)
Card size: 5.25" x 1.5" x 0.354"
DRAMS in SOJ Package
Description
IBM11N8645B IBM11N8645C are industry standard
168-pin 8-byte Dual In-line Memory Modules
(DIMMs) which are organized as 8Mx64 and 8Mx72
high speed memory arrays designed with EDO
DRAMs for non-parity or ECC applications and are
configured as two 4Mx64 and two 4Mx72 banks.
The DIMMs use 32 (x64) or 36 (x72) 4Mx4 EDO
DRAMs in SOJ packages. The use of EDO DRAMs
allows for a reduction in Page Mode Cycle time from
40ns (Fast Page) to 25ns for 60ns DRAM modules.
The DIMMs use serial presence detects imple-
mented via a serial EEPROM using the two pin I
2
C
protocol. This communication protocol uses Clock
(SCL) and Data I/O (SDA) lines to synchronously
clock data between the master (system logic) and
the slave EEPROM device (DIMM). The EEPROM
device address pins (SA0-2) are brought out to the
DIMM tabs to allow 8 unique DIMM/EEPROM
addresses. The first 128 bytes are utilized by the
DIMM manufacturer and the second 128 bytes of
serial PD data are available to the customer.
All IBM 168-pin DIMMs provide a high performance,
flexible 8-byte interface in a 5.25” long space-saving
footprint. Related products include the buffered
DIMMs (x64, x72 parity and x72 ECC Optmized) for
applications which can benefit from the on-card buff-
ers.
-60
60ns
15ns
30ns
104ns
25ns
-70
70ns
20ns
35ns
124ns
30ns
t
RAC
t
CAC
t
AA
t
RC
t
HPC
RAS Access Time
CAS Access Time
Access Time From Address
Cycle Time
EDO Mode Cycle Time
Card Outline
1
85
10
94
11
95
40
124
41
125
84
168
(Front)
(Back)
IBM11N8645B8M x 6411/11, 3.3V, Au, EDOMMDL24DSU-001022833. IBM11N8735C8M x 7212/10, 3.3V, Au, EDOMMDL24DSU-001022833. IBM11N8735B8M x 7211/11,
3.3V, Au, EDOMMDL24DSU-001022833. IBM11N8645C8M x 6412/10, 3.3V, Au, EDOMMDL24DSU-001022833.
Discontinued (9/98 - last order; 3/99 last ship)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM11N8735B | 8M x 72 DRAM MODULE(8M x 72動態(tài)RAM模塊) |
| IBM11N8735C | 8M x 72 DRAM MODULE(8M x 72動態(tài)RAM模塊) |
| IBM11N8645H | 8M x 64 DRAM Module(8M x 64 動態(tài)RAM模塊) |
| IBM11N8735H | 8M x 72 DRAM Module(8M x 72 動態(tài)RAM模塊) |
| IBM11N8845HB | 8M x 72 Chip-Kill Protect ECC-on-DIMM Module(8M x 72 帶糾錯代碼保護的小外形雙列直插動態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。