- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360677 > I74F163AD (NXP SEMICONDUCTORS) HF SMT 50 Relay PDF資料下載
參數(shù)資料
| 型號： | I74F163AD |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | HF SMT 50 Relay |
| 中文描述： | F/FAST SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| 封裝： | PLASTIC, SO-16 |
| 文件頁數(shù)： | 2/14頁 |
| 文件大?。?/td> | 111K |
| 代理商： | I74F163AD |
Philips Semiconductors
Product specification
74F161A, 74F163A
4-bit binary counters
2
1996 Jan 29
853–0347 16300
FEATURES
Synchronous counting and loading
Two count enable inputs for n-bit cascading
Positive edge-triggered clock
Asynchronous Master Reset (74F161A)
Synchronous Reset (74F163A)
High speed synchronous expansion
Typical count rate of 130MHz
Industrial range (–40
°
C to +85
°
C) available
DESCRIPTION
4-bit binary counters feature an internal carry look-ahead and can be
used for high-speed counting. Synchronous operation is provided by
having all flip-flops clocked simultaneously on the positive-going
edge of the clock. The clock input is buffered.
The outputs of the counters may be preset to High or Low level. A
Low level at the Parallel Enable (PE) input disables the counting
action and causes the data at the D0–D3 inputs to be loaded into
the counter on the positive-going edge of the clock (provided that
the setup and hold requirements for PE are met). Preset takes place
regardless of the levels at Count Enable (CEP, CET) inputs.
A Low level at the Master Reset (MR) input sets all the four outputs
of the flip-flops (Q0 – Q3) in 74F161A to Low levels, regardless of
the levels at CP, PE, CET and CEP inputs (thus providing an
asynchronous clear function). For the 74F163A, the clear function is
synchronous. A Low level at the Synchronous Reset (SR) input sets
all four outputs of the flip-flops (Q0 – Q3) to Low levels after the next
positive-going transition on the clock (CP) input (provided that the
setup and hold time requirements for SR are met). This action
occurs regardless of the levels at PE, CET, and CEP inputs. The
synchronous reset feature enables the designer to modify the
maximum count with only one external NAND gate (see Figure 1).
The carry look-ahead simplifies serial cascading of the counters.
Both Count Enable (CEP and CET) inputs must be High to count.
The CET input is fed forward to enable the TC output. The TC
output thus enabled will produce a High output pulse of a duration
approximately equal to the High level output of Q0. This pulse can
be used to enable the next cascaded stage (see Figure 2). The TC
output is subjected to decoding spikes due to internal race
conditions. Therefore, it is not recommended for use as clock or
asynchronous reset for flip-flops, registers, or counters.
TYPE
TYPICAL
f
MAX
TYPICAL SUPPLY CURRENT
(TOTAL)
74F161A
74F163A
130MHz
46mA
ORDERING INFORMATION
ORDER CODE
DRAWING
NUMBER
DESCRIPTION
COMMERCIAL RANGE
V
CC
= 5V
±
10%, T
amb
= 0
°
C to +70
°
C
N74F161AN, N74F163AN
INDUSTRIAL RANGE
V
CC
= 5V
±
10%, T
amb
= –40
°
C to +85
°
C
I74F161AN, I74F163AN
16-pin plastic DIP
SOT38-4
16-pin plastic SO
N74F161AD, N74F163AD
I74F161AD, I74F163AD
SOT109-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
DESCRIPTION
74F (U.L.) HIGH/LOW
LOAD VALUE HIGH/LOW
D0 – D3
Data inputs
1.0/1.0
20
μ
A/0.6mA
20
μ
A/0.6mA
20
μ
A/1.2mA
20
μ
A/0.6mA
20
μ
A/1.2mA
20
μ
A/0.6mA
CEP
Count Enable Parallel input
1.0/1.0
CET
Count Enable Trickle input
1.0/2.0
CP
Clock input (active rising edge)
1.0/1.0
PE
Parallel Enable input (active Low)
1.0/2.0
MR
Asynchronous Master Reset input
(active Low) for 74F161A
1.0/1.0
SR
Synchronous Reset input
(active Low) for 74F163A
1.0/1.0
20
μ
A/0.6mA
TC
Terminal count output
50/33
1.0mA/20mA
Q0 – Q3
Flip-flop outputs
50/33
1.0mA/20mA
NOTE:
One (1.0) FAST unit load is defined as: 20
μ
A in the High state and 0.6mA in the Low state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| I74F163AN | 4-bit binary counter |
| I74F244D-T | Dual 4-Bit Non-Inverting Buffer/Driver |
| I74F244N-B | Dual 4-Bit Non-Inverting Buffer/Driver |
| I74F27D-T | Triple 3-input NOR Gate |
| I74F27N-B | Triple 3-input NOR Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| I74F163AN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-bit binary counter |
| I74F164D | 功能描述:計(jì)數(shù)器移位寄存器 PRESET SYNC 4BIT BNRY COUNTER RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| I74F164D,112 | 功能描述:計(jì)數(shù)器移位寄存器 PRESET SYNC 4BIT RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| I74F164D,118 | 功能描述:計(jì)數(shù)器移位寄存器 PRESET SYNC 4BIT RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| I74F164D-T | 功能描述:計(jì)數(shù)器移位寄存器 PRESET SYNC 4BIT BNRY COUNTER RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。