參數(shù)資料
型號(hào)： HYS72D32000GR-7-B
廠商： INFINEON TECHNOLOGIES AG
英文描述： 2.5 V 184-pin Registered DDR-I SDRAM Modules
中文描述： 2.5伏184針注冊(cè)的DDR - SDRAM內(nèi)存模塊我
文件頁(yè)數(shù)： 11/25頁(yè)
文件大?。?/td> 315K
代理商： HYS72D32000GR-7-B
HYS 72Dxx0xxGR-7/8-A
Registered DDR-I SDRAM-Modules
INFINEON Technologies
11
2002-05-08 (revision 1.0)
Operating, Standby and Refresh Currents (PC2100)
Notes
5
IDD2P
mA
2, 4
IDD2F
mA
2, 4
IDD2
Q
mA
2, 4
IDD3P
mA
2, 4
IDD5
mA
1, 4
720
22
9
5
45
9
0
MA
X
MA
X
MA
X
MA
X
1710
9
00
1080
180
360
180
585
1710
1530
IDD7
IDD6
Operating Current
: four bank
;
four bank interleaving with BL=4
;
Refer to the following page for detailed test conditions.
2205
27
Self-Refresh Current
: CKE
<
= 0.2V
;
external clock on
;
tCK = tCK MIN
Auto-Refresh Current
: tRC = tRFC MIN, distributed refresh
1, 3, 4
5580
4410
54
54
108
mA
27
9
0
mA
Symbol
Unit
Parameter
/
Condition
IDD4W
IDD4R
IDD3N
IDD1
360
22
9
5
2115
4230
45
9
0
2, 4
720
1440
720
3330
2
9
70
1, 4
360
2160
1800
1485
1665
360
Precharge Quiet Standby Current
:
/
CS
>
= VIH MIN, all banks idle
;
CKE
>
= VIH MIN
;
tCK = tCK MIN ,address and other control inputs
stable at
>
= VIH MIN or
<
= VIL MA
X;
VIN = VREF for D
Q
, D
Q
S and DM.
IDD0
Operating Current
: one bank
;
active
/
read
/
precharge
;
Burst = 4
;
Refer to the following page for detailed test conditions.
Operating Current
: one bank
;
active
/
precharge
;
tRC = tRC MIN
;
tCK =
tCK MIN
;
D
Q
, DM, and D
Q
S inputs changing once per clock cycle
;
address and control inputs changing once every two clock cycles
Active Power-Down Standby Current
: one bank active
;
power-down
mode
;
CKE
<
= VIL MA
X;
tCK = tCK MIN
;
VIN = VREF for D
Q
, D
Q
S and
DM.
Active Standby Current
: one bank active
;
active
/
precharge
;
CS
>
= VIH
MIN
;
CKE
>
= VIH MIN
;
tRC = tRAS MA
X;
tCK = tCK MIN
;
D
Q
, DM, and
D
Q
S inputs changing twice per clock cycle
;
address and control inputs
changing once per clock cycle
Operating Current
: one bank active
;
Burst = 2
;
reads
;
continuous burst
;
address and control inputs changing once per clock cycle
;
50
%
of data
outputs changing on every clock edge
;
CL = 2 for DDR200, and
DDR266A, CL=3 for DDR333
;
tCK = tCK MIN
;
IOUT = 0mA
Operating Current
: one bank active
;
Burst = 2
;
writes
;
continuous burst
;
address and control inputs changing once per clock cycle
;
50
%
of data
outputs changing on every clock edge
;
CL = 2 for DDR200, and
DDR266A, CL=3 for DDR333
;
tCK = tCK MIN
3420
3060
3420
1170
mA
1, 3, 4
2, 4
mA
720
mA
1, 3, 4
2340
mA
360
1170
720
1440
720
mA
1, 4
1. The module IDD values are calculated from the component IDD datasheet values as:
n * IDDx[component]
for single bank modules (n: number of components per module bank)
n * IDDx[component] + n * IDD3N[component]
2. The module IDD values are calculated from the component IDD datasheet values as:
n * IDDx[component]
for single bank modules (n: number of components per module bank)
2 * n * IDDx[component]
for two bank modules (n: number of components per module bank)
3. D
Q
I
/
O (IDD
Q
) currents are not included into calculations:module IDD values will be measured differently depending on load conditions
4. DRAM component currents only: module IDD will be measured differently depending upon register and PLL operation currents
5. Test condition for maximum values: VDD = 2.7V ,Ta = 10°C
for two bank modules (n: number of components per module bank)
256MB
x72
1bank
-7
512MB
x72
1bank
-7
512MB
x72
2bank
-7
1GB
x72
2bank
-7
Precharge Power-Down Standby Current
: all banks idle
;
power-down
mode
;
CKE
<
= VIL MA
X;
tCK = tCK MIN
Precharge Floating Standby Current
:
/
CS
>
= VIH MIN, all banks idle
;
CKE
>
= VIH MIN
;
tCK = tCK MIN ,address and other control inputs
changing once per clock cycle, VIN = VREF for D
Q
, D
Q
S and DM.
360
相關(guān)PDF資料
PDF描述
HYS72D32000GR-8-B 2.5 V 184-pin Registered DDR-I SDRAM Modules
HYS72D64000GR-8-B 2.5 V 184-pin Registered DDR-I SDRAM Modules
HYS72D64020GR-8-B 2.5 V 184-pin Registered DDR-I SDRAM Modules
HYS72D32000GU-7-B 184-Pin Unbuffered Dual-In-Line Memory Modules
HYS64D32300EU-7-B 184-Pin Unbuffered Dual-In-Line Memory Modules
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYS72D32000GR-8-A 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:2.5 V 184-pin Registered DDR-I SDRAM Modules
HYS72D32000GR-8-B 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:2.5 V 184-pin Registered DDR-I SDRAM Modules
HYS72D32000GU-7-A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?256MB (32Mx72) PC2100 1-bank?
HYS72D32000GU-7-B 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:184-Pin Unbuffered Dual-In-Line Memory Modules
HYS72D32000GU-7F-B 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:184-Pin Unbuffered Dual-In-Line Memory Modules
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*