- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370783 > HYB25D128800CEL-6 (INFINEON TECHNOLOGIES AG) 128 Mbit Double Data Rate SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | HYB25D128800CEL-6 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 128 Mbit Double Data Rate SDRAM |
| 中文描述： | 128兆雙倍數(shù)據(jù)速率SDRAM |
| 文件頁數(shù)： | 11/85頁 |
| 文件大?。?/td> | 3085K |
| 代理商： | HYB25D128800CEL-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
Note:1 Gbit based module
Note:Module based on 512 Mbit or smaller dies
Data Sheet
11
Rev. 1.0, 2004-04
HYB25D128[400/800/160]C[C/E/T](L)
128 Mbit Double Data Rate SDRAM
Pin Configuration
K7, 29
L8, 30
L7, 31
M8, 32
M2, 35
L3, 36
L2, 37
K3, 38
K2, 39
J3, 40
K8, 28
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
AP
A11
A12
I
I
I
I
I
I
I
I
I
I
I
I
I
I
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
Address Bus 11:0
Note:Provide the row address for Active commands, and the
column address and Auto Precharge bit for Read/Write
commands, to select one location out of the memory array
in the respective bank. A10 is sampled during a Precharge
command to determine whether the Precharge applies to
one bank (A10 LOW) or all banks (A10 HIGH). If only one
bank is to be precharged, the bank is selected by BA0, BA1.
The address inputs also provide the op-code during a Mode
Register Set command.
J2, 41
H2, 42
Address Signal 12
Note:Module based on 256 Mbit or larger dies
Note:Module based on 128 Mbit or smaller dies
Address Signal 13
NC
A13
NC
I
—
SSTL
F9, 17
NC
NC
—
Data Signals
×
4 organization
B7, 5
D7, 11
D3, 56
B3, 62
Data Strobe
×4
organisation
E3, 51
DQ0
DQ1
DQ2
DQ3
I/O
I/O
I/O
I/O
SSTL
SSTL
SSTL
SSTL
Data Signal Bus 3:0
DQS
I/O
SSTL
Data Strobe
Note:Output with read data, input with write data. Edge-aligned
with read data, centered in write data. Used to capture write
data.
Data Mask
×4
organization
F3, 47
DM
I
SSTL
Data Mask
Note:DM is an input mask signal for write data. Input data is
masked when DM is sampled HIGH coincident with that
input data during a Write access. DM is sampled on both
edges of DQS. Although DM pins are input only, the DM
loading matches the DQ and DQS loading
Table 2
Ball#/Pin#
Pin Configuration of DDR SDRAM
Name
Pin
Type
Buffer
Type
Function
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D128400ATL-6 | 128 Mbit Double Data Rate SDRAM |
| HYB25D128800ATL-6 | 128 Mbit Double Data Rate SDRAM |
| HYB25D128400ATL-7 | 128 Mbit Double Data Rate SDRAM |
| HYB25D128800ATL-7 | 128 Mbit Double Data Rate SDRAM |
| HYB25D128160TCL-75 | MEMORY SPECTRUM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D128800CF-5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:128-Mbit Double-Data-Rate SDRAM |
| HYB25D128800CF-6 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:128-Mbit Double-Data-Rate SDRAM |
| HYB25D128800CT | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128800CT-5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:128-Mbit Double-Data-Rate SDRAM |
| HYB25D128800CT-6 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:128-Mbit Double-Data-Rate SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。