- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370783 > HYB25D128323ACL-33 (INFINEON TECHNOLOGIES AG) JT 55C 55#22D SKT PLUG PDF資料下載
參數(shù)資料
| 型號： | HYB25D128323ACL-33 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | JT 55C 55#22D SKT PLUG |
| 中文描述： | 記憶譜 |
| 文件頁數(shù)： | 28/53頁 |
| 文件大?。?/td> | 1166K |
| 代理商： | HYB25D128323ACL-33 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
HYB25D128323C[-3/-3.3/-3.6/-4.5/-5.0/L3.6/L4.5]
128 Mbit DDR SGRAM [4M x 32]
Register Set
Data Sheet
28
V1.7, 2003-07
Figure 20
Data Mask Timing
3.5.14
The Autoprecharge command is issued by setting column address A8 high when a Read or a Write command is
asserted to the DDR SGRAM. If A8 is low when Read or Write command is issued, a normal Read or Write burst
operation is executed and the bank remains active at the end of the burst sequence. When the Auto Precharge
command is activated, the active bank automatically begins to precharge at the earliest possible moment during
the Read or Write cycle after
t
RAS(min.)
is satisfied.
Autoprecharge Operation
3.5.15
If a Read with Auto-precharge command is initiated, the DDR SGRAM automatically enters the precharge
operation BL/2 clock cycles after the READA command and
t
RAS(min.)
is satisfied. If
t
RAS(min.)
has not been satisfied
yet, an internal interlock will delay the precharge operation until it is satisfied. Once the precharge operation has
started, the bank cannot be reactivated and the new command can not be asserted until the Precharge time (
t
RP
)
has been satisfied.
Read with Autoprecharge (READA)
D-in
2
CLK
WRITE
DQSx
DQx
D-in
0
Command
DMx
NOP
NOP
NOP
NOP
NOP
NOP
D-in
1
D-in
3
NOP
Burst length = 8
D-in
6
D-in
4
D-in
5
D-in
7
Data is masked out
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D128323C | 128 Mbit DDR SGRAM |
| HYB25D128323C-3 | 128 Mbit DDR SGRAM |
| HYB25D128400AT | 128 Mbit Double Data Rate SDRAM |
| HYB25D128400AT-6 | 128 Mbit Double Data Rate SDRAM |
| HYB25D128400ATL-8 | 128 Mbit Double Data Rate SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D128323C | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323C-3 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323C-3.3 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323C-3.6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323C-4.5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。