- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296196 > HSTL16918DGG (NXP SEMICONDUCTORS) 9-bit to 18-bit HSTL-to-LVTTL memory address latch PDF資料下載
參數(shù)資料
| 型號： | HSTL16918DGG |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 鎖存器 |
| 英文描述： | 9-bit to 18-bit HSTL-to-LVTTL memory address latch |
| 中文描述： | HSTL SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO48 |
| 封裝： | PLASTIC, TSSOP-48 |
| 文件頁數(shù)： | 4/8頁 |
| 文件大?。?/td> | 65K |
| 代理商： | HSTL16918DGG |
Philips Semiconductors
Product data
HSTL16918
9-bit to 18-bit HSTL-to-LVTTL memory address latch
2001 Jun 16
4
ABSOLUTE MAXIMUM RATINGS1
Over operating free-air temperature range (unless otherwise noted).
SYMBOL
PARAMETER
CONDITIONS
RATING
UNIT
VCC
Supply voltage range
–0.5 to +4.6
V
VI
Input voltage range 2
–0.5 to VCC +0.5
V
VO
Output voltage range 2
–0.5 to VCC +0.5
V
IIK
Input clamp current
VI < 0
–50
mA
IOK
Output clamp current 3
VO < 0 or VO > VCC
±50
mA
IO
Continuous output current
VO = 0 to VCC
±50
mA
Continuous current through each VCC or GND
±100
mA
θJA
Package thermal impedance 4
89
°C/W
Tstg
Storage temperature range
–65 to +150
°C
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. This current flows only when the output is in the high state and VO > VCC.
4. The package thermal impedance is calculated in accordance with JESD 51.
RECOMMENDED OPERATING CONDITIONS1
SYMBOL
PARAMETER
LIMITS
UNIT
SYMBOL
PARAMETER
Min
Nom
Max
UNIT
VCC
Supply voltage
3.15
3.45
V
VREF
Reference voltage
0.68
0.75
0.9
V
VI
Input voltage
0
1.5
V
VIH
AC high-level input voltage
All inputs
VREF + 200 mV
V
VIL
AC low-level input voltage
All inputs
VREF – 200 mV
V
VIH
DC high-level input voltage
All inputs
VREF + 100 mV
V
VIL
DC low-level input voltage
All inputs
VREF – 100 mV
V
IOH
High-level output current
–24
mA
IOL
Low-level output current
24
mA
Tamb
Operating free-air temperature range
0
+70
°C
NOTE:
1. All unused inputs of the device must be held at VCC or GND to ensure proper device operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HV3-2405E-9 | 4.65 V-5.35 V ADJUSTABLE POSITIVE REGULATOR, PDIP8 |
| HV3-2405E-5 | 4.65 V-5.35 V ADJUSTABLE POSITIVE REGULATOR, PDIP8 |
| HVK89B | VHF-UHF BAND, 32 V, SILICON, VARIABLE CAPACITANCE DIODE |
| HVM27WK | 57 pF, SILICON, VARIABLE CAPACITANCE DIODE |
| HWD1487 | Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSTL16918DGG,112 | 功能描述:閉鎖 DLatch 9Inputs LVTTL 3.3V 24mA RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| HSTL16918DGG,118 | 功能描述:閉鎖 DLatch 9Inputs LVTTL 3.3V 24mA RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| HSTL16918DGG,512 | 功能描述:閉鎖 9-18BT HSTL-LVTTL RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| HSTL16918DGG,518 | 功能描述:閉鎖 9-18BT HSTL-LVTTL RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| HSTL16918DGG-T | 功能描述:閉鎖 9-18BT HSTL-LVTTL MEM DR LATCH RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。