- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370702 > HSP3824 (Harris Corporation) Direct Sequence Spread Spectrum Baseband Processor PDF資料下載
參數(shù)資料
| 型號： | HSP3824 |
| 廠商： | Harris Corporation |
| 元件分類： | 基帶處理器 |
| 英文描述： | Direct Sequence Spread Spectrum Baseband Processor |
| 中文描述： | 直接序列擴頻基帶處理器 |
| 文件頁數(shù)： | 23/41頁 |
| 文件大?。?/td> | 276K |
| 代理商： | HSP3824 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
23
HSP3824
The suggested method of optimization is to set the transmit-
ter in a continuous transmit mode. Then, measure the time
until the receiver drops lock at low signal to noise ratio. Each
of the 2 thresholds should be set individually to the same
drop lock time. While setting thresholds for one of the signal
qualities the other should be configured at its limit so it does
not influence the drop lock decisions. Set CR 26 to 00h while
determining the value of CR 34 and 35 for phase error
threshold. Set CR 34 to FFh while determining the value of
CR 26 and 27 for bit sync. amplitude threshold.
Assuming a 10e-6 BER operating point, it is suggested that
the drop lock thresholds are set at 10e-3 BER, with each
threshold adjusted individually.
Note that the bit sync amplitude is linearly proportional to the
signal amplitude at the ADC converters. If an AGC system is
being used instead of a limiter, the bit sync amplitude thresh-
old should be set at or below the minimum amplitude that the
radio will see at its sensitivity level.
Data Decoder and Descrambler
Description
The data decoder that implements the desired DQPSK cod-
ing/decoding as shown in DQPSK Data Decoder Table 9.
This coding scheme results from differential coding of the
dibits. When used in the DBPSK modes, only the 00 and 11
dibits are used. Vector rotation is counterclockwise.
The data scrambler and de-scrambler are self synchronizing
circuits. They consist of a 7-bit shift register with feedback of
some of the taps of the register. The scrambler can be dis-
abled for measuring RF carrier suppression. The scrambler
is designed to insure smearing of the discrete spectrum lines
produced by the PN code.
One thing to keep in mind is that both the differential decod-
ing and the descrambling when used cause error extension.
This causes the errors to occur in groups of 4 and 6. This is
due to two properties of the processing. First, the differential
decoding process causes errors to occur in pairs. When a
symbol error is made, it is usually a single bit error even in
QPSK mode. When a symbol is in error, the next symbol will
also be decoded wrong since the data is encoded in the
change from one symbol to the next. Thus, two errors are
made on two successive symbols. In QPSK mode, these
may be next to one another or separated by up to 2 bits.
TABLE 9. DQPSK DATA DECODER
PHASE SHIFT
DIBITS
0
00
+90
01
+180
11
-90
10
Secondly, when the bits are processed by the descrambler,
these errors are further extended. The descrambler is a 7-bit
shift register with one or more taps exclusive ored with the
bit stream. If for example the scrambler polynomial uses 2
taps that are summed with the data, then each error is
extended by a factor of three. Since the DPSK errors are
close together, however, some of them can be canceled in
the descrambler. In this case, two wrongs do make a right,
so the observed errors can be in groups of 4 instead of 6.
Descrambling is done by a polynomial division using a pre-
scribed polynomial. A shift register holds the last quotient and
the output is the exclusive-or of the data and the sum of taps in
the shift register. The taps and seed are programmable. The
transmit scrambler seed is programmed by CR 15 and the taps
are set with CR 16. One reason for setting the seed is that it
can be used to make the SFD scrambling the same every
packet so that it can be recognized in its scrambled state.
Demodulator Performance
This section indicates the theoretical performance and typi-
cal performance measures for a radio design. The perfor-
mance data below should be used as a guide. The actual
performance depends on the application, interference envi-
ronment, RF/IF implementation and radio component selec-
tion in general.
Overall Eb/N0 Versus BER Performance
The PRISM chip set has been designed to be robust and
energy efficient in packet mode communications. The
demodulator uses coherent processing for data demodula-
tion. Figure 18 below shows the performance of the base-
band processor when used in conjunction with the HSP3724
IF limiter and the PRISM recommended IF filters. Off the
shelf test equipment are used for the RF processing. The
curves should be used as a guide to assess performance in
a complete implementation.
Factors for carrier phase noise, multipath, and other degra-
dations will need to be considered on an implementation by
implementation basis in order to predict the overall perfor-
mance of each individual system.
Figure 18 shows the curve for theoretical DBPSK/DQPSK
demodulation with coherent demodulation as well as the
PRISM performance measured for DBPSK and DQPSK. The
losses include RF and IF radio losses; they do not reflect the
HSP3824 losses alone. These are more realistic measure-
ments. The HSP3824 baseband losses from theoretical by
themselves are a small percentage of the overall loss.
The PRISM demodulator performs at less than 3dB from the-
oretical in a AWGN environment with low phase noise local
oscillators. The observed errors occurred in groups of 4 and 6
errors and rarely singly. This is because of the error extension
properties of differential decoding and descrambling.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP3824VI | Direct Sequence Spread Spectrum Baseband Processor |
| HSR101 | Silicon Schottky Barrier Diode for Various detector, High speed switching(用于多種檢波和高速開關(guān)的肖特基勢壘二極管) |
| HSRD1056RH165S | Converter IC |
| HSRD1056RH169H | Converter IC |
| HSRD1056RH169S | Converter IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP3824EVAL | 制造商:Harris Corporation 功能描述: |
| HSP3824VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP3824VI96S5001 | 制造商:Harris Corporation 功能描述: |
| HSP40223221 | 制造商:PARMAR 功能描述:BALLAST HPS/MH 400W 制造商:PARMAR 功能描述:BALLAST, HPS/MH, 400W |
| HSP4070C | 制造商:JLWORLD 制造商全稱:JLWORLD 功能描述:SPEAKER SOUND GENERATORS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。