參數(shù)資料
型號(hào)： HPC46400EV2
廠商： National Semiconductor Corporation
英文描述： High-Performance Communications MicroController
中文描述： 高性能通信微控制器
文件頁(yè)數(shù)： 10/30頁(yè)
文件大?。?/td> 362K
代理商： HPC46400EV2
HDLC Functional Description (Continued)
TLDD10422 – 31
FIGURE 17 64 kbit56 kbit Rate Adaption Timing Diagram
dressing handling and CRC checking All data between the
flags is shifted through two 8-bit serial shift registers before
being loaded into the buffer register The user programma-
ble address register values are compared to the incoming
data while it resides in the shift registers If an address
match occurs or if operating in the transparent address rec-
ognition mode the DMA channel is signaled that attention is
required and the data is transferred by it to external memo-
ry Appropriate interrupts are generated to the CPU on the
reception of a complete frame or on the occurance of a
frame error
The receive interrupt in conjunction with status data in the
control registers allows interrupts to be generated on the
following conditionsframe length error CRC error receive
error abort and receive complete
To support V120 UI data packets at the ‘‘R’’ interface pro-
prietary CRC algorithms and test equipment the two bytes
preceding the closing flag (usually the CRC bytes) will be
loaded into registers The two bytes can then be read by the
CPU and placed into memory The DMA address pointers
used for that particular message will already contain the
address that the first byte should be placed into
RECEIVER FEATURES
Flag sharing the closing flag of one packet may be shared
as the opening flag of the next Receiver will also be able to
share a zero between flags011111101111110 is a valid
two flag sequence for receive (not transmit)
Interframe fill the receiver automatically accepts either re-
peated flags repeated aborts or all ‘1’s as the interframe
fill
Idle Reception of successive flags as the interframe fill se-
quence to be signaled to the user by setting the Flag bit in
the Receiver Status register
Short Frame Rejection Reception of greater than 2 bytes
but less than 4 bytes between flags will generate a frame
error terminating reception of the current frame and setting
the Frame Error (FER) status bit in the Receive Control and
Status register Reception of less than 2 bytes will be ig-
nored
Abort the 7 ‘1’s abort sequence will be immediately recog-
nized and will cause the receiver to reinitialize and return to
searching the incoming data for an opening flag Reception
of the abort will cause the abort status bit in the Interrupt
Error Status register to be set and will signal an End of
Message (EOMR)
BitByte boundaries The message length between packet
headers may have any number of bits and it is not confined
to an integral number of bytes Three bits in the status regis-
ter are used to indicate the number of valid bits in the last
byte
Address Recognition Two user programmable bytes are
available to allow frame address recognition on the two
bytes immediately following the opening flag When the re-
ceived address matches the programmed value(s) the
frame is passed through to the DMA channel If no match
occurs the received frame address information is disregard-
ed and the receiver returns to searching for the next open-
ing flag and the address recognition process starts anew
Support is provided to allow recognition of the Broadcast
address Additionally a transparent mode of operation is
available where no address decoding is done
HDLC INTERRUPT CONDITIONS
The end of message interrupt (EOM) indicates that a com-
plete frame has been received or transmitted by the HDLC
controller Thus there are four separate sources for this
interrupt two each from each HDLC channel The Message
Control Register contains the pending bits for each source
HDLC ERROR DETECTION
The HDLCDMA detects several error conditions and re-
ports them in the two Error Status Registers These condi-
tions are a DMA transmitter underrun a DMA receiver over-
run a CRC error a frame too long a frame too short and an
aborted message
HDLC CHANNEL CLOCK
Each HDLC channel uses the falling edge of the clock to
sample the receive data Outgoing transmit data is shifted
out on the rising edge of the external clock The maximum
data rate when using the externally provided clocks is
465 Mbs
The receivertransmitter pair can share a single clock input
to save IO pins or the inputs can be separated to allow
different receive and transmit clocks This feature allows the
receiver and transmitter to operate at different frequencies
or enables them to each be synchronized to different parts
of the user’s system
CYCLIC REDUNDACY CHECK
There are two standard CRC codes used in generating the
16-bit Frame Check Sequence (FCS) that is appended to
the end of the data frame Both codes are supported and
18
相關(guān)PDF資料
PDF描述
HPH-12/30-D48PBHL2-C 1-OUTPUT 360 W DC-DC REG PWR SUPPLY MODULE
HPSTP-19-5000-01 INTERCONNECTION DEVICE
HPT-136-01-SM-D-RA 72 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER
HPT-153-01-L-D-RA 106 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER
HPT-153-01-LM-D-RA 106 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HPC46400EV20 功能描述:16位微控制器 - MCU RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
HPC46400EV20/NOPB 功能描述:16位微控制器 - MCU RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
HPC46400EVHG2 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High-Performance Communications MicroController
HPC46400EVHG20 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High-Performance Communications MicroController
HPC46400L20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*