30 MHz
(Continued)
AC Electrical Characteristics
(See Notes 1 and 4 and Figure 1 through Figure 5.) V
CC
e
5V
g
10% unless otherwise specified, T
A
e
0
§
C to
a
70
§
C for
HPC46064/46004,
b
40
§
C to
a
85
§
C for HPC36064/36004,
b
40
§
C to
a
105
§
C for HPC26064/26004,
b
55
§
C to
a
125
§
C for
HPC16064/16004
Symbol and Formula
Parameter
Min
Max
Units
Notes
t
DC1ALER
Delay from CKI Rising Edge to
ALE Rising Edge
0
35
ns
(Notes 1, 2)
t
DC1ALEF
Delay from CKI Rising Edge to
ALE Falling Edge
0
35
ns
(Notes 1, 2)
t
DC2ALER
e
(/4
t
C
a
20
Delay from CK2 Rising Edge to
ALE Rising Edge
37
ns
(Note 2)
t
DC2ALEF
e
(/4
t
C
a
20
Delay from CK2 Falling Edge to
ALE Falling Edge
37
ns
(Note 2)
t
LL
e
(/2
t
C
b
9
t
ST
e
(/4
t
C
b
7
ALE Pulse Width
24
ns
Setup of Address Valid before
ALE Falling Edge
9
ns
t
VP
e
(/4
t
C
b
5
Hold of Address Valid after
ALE Falling Edge
11
ns
t
ARR
e
(/4
t
C
b
5
t
ACC
e
t
C
a
WS
b
32
t
RD
e
(/2
t
C
a
WS
b
39
t
RW
e
(/2
t
C
a
WS
b
14
t
DR
e
*/4
t
C
b
15
ALE Falling Edge to RD Falling Edge
11
ns
Data Input Valid after Address Output Valid
100
ns
(Note 6)
Data Input Valid after RD Falling Edge
60
ns
RD Pulse Width
85
ns
Hold of Data Input Valid after
RD Rising Edge
0
35
ns
t
RDA
e
t
C
b
15
t
ARW
e
(/2
t
C
b
5
t
WW
e
*/4
t
C
a
WS
b
15
t
V
e
(/2
t
C
a
WS
b
5
t
HW
e
(/4
t
C
b
10
t
DAR
e
(/4
t
C
a
WS
b
50
Bus Enable after RD Rising Edge
51
ns
ALE Falling Edge to WR Falling Edge
28
ns
WR Pulse Width
101
ns
Data Output Valid before WR Rising Edge
94
ns
Hold of Data Valid after WR Rising Edge
7
ns
Falling Edge of ALE to
Falling Edge of RDY
33
ns
t
RWP
e
t
C
RDY Pulse Width
66
ns
A
R
W
R
I
Note:
C
L
e
40 pF.
Note 1:
These AC characteristics are guaranteed with external clock drive on CKI having 50% duty cycle and with less than 15 pF load on CKO with rise and fall
times (t
CKIR
and t
CKIL
) on CKI input less than 2.5 ns.
Note 2:
Do not design with these parameters unless CKI is driven with an active signal. When using a passive crystal circuit, its stability is not guaranteed if either
CKI or CKO is connected to any external logic other than the passive components of the crystal circuit.
Note 3:
t
HAE
is spec’d for case with HLD falling edge occurring at the latest time it can be accepted during the present CPU cycle being executed. If HLD falling
edge occurs later, t
HAE
may be as long as (3 t
C
a
4WS
a
72 t
C
a
100) may occur depending on the following CPU instruction cycles, its wait states and ready
input.
Note 4:
WS (t
WAIT
)
c
(number of preprogrammed wait states). Minimum and maximum values are calculated at maximum operating frequency, t
C
e
30 MHz, with
one wait state programmed.
Note 5:
Due to emulation restrictionsDactual limits will be better.
Note 6:
This is guaranteed by design and not tested.
6