參數(shù)資料
型號: HMS81C2020ALQ
廠商: Electronic Theatre Controls, Inc.
英文描述: IND SM 4.7UH 15%
中文描述: CMOS單芯片8位微控制器與A / D轉(zhuǎn)換器
文件頁數(shù): 72/107頁
文件大?。?/td> 1482K
代理商: HMS81C2020ALQ
HMS81C2012A/2020A
68
SEP. 2004 Ver 2.00
16. INTERRUPTS
The HMS81C20xxA interrupt circuits consist of Interrupt
enable register (IENH, IENL), Interrupt request flags of
IRQH, IRQL, Priority circuit, and Master enable flag (“I”
flag of PSW). Nine interrupt sources are provided. The
configuration of interrupt circuit is shown in Figure 16-2.
The External Interrupts INT0 and INT1 each can be transi-
tion-activated (1-to-0 or 0-to-1 transition) by selection
IEDS.
The flags that actually generate these interrupts are bit
INT0F and INT1F in register IRQH. When an external in-
terrupt is generated, the flag that generated it is cleared by
the hardware when the service routine is vectored to only
if the interrupt was transition-activated.
The Timer 0 ~ Timer 1 Interrupts are generated by TxIF
which is set by a match in their respective timer/counter
register. The Basic Interval Timer Interrupt is generated by
BITIF which is set by an overflow in the timer register.
The AD converter Interrupt is generated by ADIF which is
set by finishing the analog to digital conversion.
The Watchdog timer Interrupt is generated by WDTIF
which set by a match in Watchdog timer register.
The Basic Interval Timer Interrupt is generated by BITIF
which are set by a overflow in the timer counter register.
The interrupts are controlled by the interrupt master enable
flag I-flag (bit 2 of PSW on page 23), the interrupt enable
register (IENH, IENL), and the interrupt request flags (in
IRQH and IRQL) except Power-on reset and software
BRK interrupt. Below table shows the Interrupt priority.
Vector addresses are shown in Figure 8-6 on page 25. In-
terrupt enable registers are shown in Figure 16-3. These
registers are composed of interrupt enable flags of each in-
terrupt source and these flags determines whether an inter-
rupt will be accepted or not. When enable flag is “0”, a
corresponding interrupt source is prohibited. Note that
PSW contains also a master enable bit, I-flag, which dis-
ables all interrupts at once.
Figure 16-1 Interrupt Request Flag
Reset/Interrupt
Symbol
Priority
Hardware Reset
External Interrupt 0
External Interrupt 1
Timer/Counter 0
Timer/Counter 1
-
-
-
-
ADC Interrupt
Watchdog Timer
Basic Interval Timer
Serial Communication
RESET
INT0
INT1
TIMER0
TIMER1
-
-
-
-
ADC
WDT
BIT
SCI
-
1
2
3
4
-
-
-
-
5
6
7
8
R/W
INT0IF
INITIAL VALUE: 0000 ----
B
ADDRESS: 0E4
H
IRQH
INT1IF
MSB
T0IF
T1IF
R/W
Timer/Counter 1 interrupt request flag
Timer/Counter 0 interrupt request flag
External interrupt 1 request flag
External interrupt 0 request flag
SPIF
R/W
ADIF
Serial Communication interrupt request flag
INITIAL VALUE: 0000 ----
B
ADDRESS: 0E5
H
IRQL
WDTIF
MSB
LSB
-
-
-
BITIF
R/W
-
R/W
R/W
R/W
R/W
-
-
-
-
Basic Interval imer interrupt request flag
Watchdog timer interrupt request flag
A/D Conver interrupt request flag
LSB
-
-
-
-
-
-
-
-
相關(guān)PDF資料
PDF描述
HMS81C2020AQ CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C20XXA CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C20XXA-HK CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HN2716 2048-word x 8bit Erasable and Electrically Programmable Only Memory
HN27512 512K (64K X 8 BIT ) UV AND OTP EPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HMS81C2020AQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C20XXA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C20XXA-HK 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C2112A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:[VFD MCU: High Voltage IO/ADC/HS PWM/SCI]
HMS81C2120A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:[VFD MCU: High Voltage IO/ADC/HS PWM/SCI]