- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371861 > HMP9701CN (INTERSIL CORP) AC’97 Audio Codec PDF資料下載
參數(shù)資料
| 型號： | HMP9701CN |
| 廠商： | INTERSIL CORP |
| 元件分類： | 消費家電 |
| 英文描述： | AC’97 Audio Codec |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | TQFP-48 |
| 文件頁數(shù)： | 8/20頁 |
| 文件大?。?/td> | 174K |
| 代理商： | HMP9701CN |
8
Testability
The HMP9701 provides a test mode to support the in circuit
test capabilities provided by automatic test equipment (ATE).
In this mode, the HMP9701 drives its digital AC-Link outputs
(BIT_CLK and SDATA_IN) to a high impedance state. This
allows for in circuit testing of the digital controller component
of the sound subsystem.
The HMP9701 enters ATE test mode when SDATA_OUT is
sampled high by the trailing edge of RESET (see AC Timing
Diagrams). The HMP9701 will remain in test mode until a
“cold” reset returns the part to normal operation.
Control/Status Registers
The HMP9701 contains a bank of 16-bit control/status regis-
ters to control and monitor part operation. The control regis-
ters are accessed via the even addresses within the 6-bit
address space provided in Slot 1 of the Audio Output Frame.
The control/status register address map is given in Table 20.
Reset Register (Index 00h)
Writing any value to this register performs a register reset
that causes all registers to revert to their default values.
Reading this register returns the AC’97 ID code that
specifies the optional AC’97 features supported by the
HMP9701. This register will read back 0001h to indicate that
the HMP9701 provides the optional ADC for a dedicated
MIC channel.
Master Volume Control Registers (Index 02h, 06h)
These registers manage the output audio volumes. Register
02h sets the master stereo volume (LINE_OUT_L,
LINE_OUT_R) and Register 06h controls the mono volume
(MONO_OUT). Each volume step corresponds to 1.5dB.
The MSB of both registers is the mute bit. When this bit is
set to 1 the level for that channel is set at -
∞
dB.
The HMP9701 supports 5 bits of gain control for the stereo
line out and mono out. The right and left stereo channels are
controlled via MR4:0 and ML4:0 respectively. The mono out-
put is controlled by MM4:0. Writing a “1” to MR5, ML5, or
MM5 will force the volume level to max attenuation, Mx4:0 =
11111 (46.5dB attenuation). Note: if these registers are writ-
ten with Mx5:0 = 1xxxx, they will read back Mx5:0 = 01111.
PC Beep Register (Index 0Ah)
This register controls the level of the PC Beep input. The PC
Beep is attenuated as specified by the contents of this regis-
ter and mixed equally into both the right and left output chan-
nels. The PC_BEEP input is attenuated in 3dB steps from
0dB to 45dB. The MSB of the register is the mute bit. When
this bit is set to 1 the level for that channel is set at -
∞
dB.
Input Volume Control (Index 0Ch- 18h)
These registers control the input gain/attenuate/mute (GAM)
blocks through which each of the analog mixer’s inputs pass.
Each GAM block has a 5-bit control that supports setting the
gain in increments of 1.5dB. A total gain range from +12dB to
-34.5dB is supported. The MSB of each register is a Mute bit
that will set the gain to -
∞
dB when programmed to 1. Note: reg-
ister 0Eh (Mic Volume Register) has an extra bit that is for a
20dB boost. When bit 6 is set to 1 the 20dB boost is on.
Record Select (Index 1Ah)
This register is used to select the record source for the left
and right record ADC’s. The selections are summarized
below in Table 14 and 15.
TABLE 11. MASTER VOLUME SETTINGS
MUTE
MX5...MX0
FUNCTION
0
00 0000
0dB Attenuation
0
01 1111
46.5dB Attenuation
0
1x xxxx
46.5dB Attenuation
-
∞
dB Attenuation
1
xx xxxx
Default Value: 8000h (0dB Gain with Mute On)
TABLE 12. PC_BEEP ATTENUATION SETTINGS
MUTE
PV3:0
FUNCTION
0
0000
0dB Attenuation
0
1111
45dB Attenuation
-
∞
dB Attenuation
1
xxxx
Default Value: 8000h (0dB Gain w/ Mute on)
TABLE 13. ANALOG MIXER INPUT GAIN SETTINGS
MUTE
PV3:0
FUNCTION
0
00000
+12dB Gain
0
01000
0dB Gain
0
11111
-34.5dB Gain
-
∞
dB Gain
1
xxxx
Default: All GAM blocks set to Mute with 0dB Gain (see Table 20)
TABLE 14. RECORD SELECT RIGHT CHANNEL
SR2:0
RIGHT RECORD SOURCE
0
MIC
1
CD_R
2
VIDEO_R
3
AUX_R
4
LINE_IN_R
5
Stereo Mix Right
6
Mono Mix
7
PHONE
Default: 000 (MIC in)
HMP9701
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMP9701EVAL2 | AC’97 Audio Codec |
| HMPVIDEVALISA | NTSC/PAL Video Decoder |
| HMP8115 | NTSC/PAL Video Decoder |
| HMP8115CN | NTSC/PAL Video Decoder |
| HMR100 | Hadware Manual |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMP9701EVAL2 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:AC’97 Audio Codec |
| HM-PCB | 制造商:PacTec 功能描述:CASE HAND-HELD PC BONE |
| HMPE | 制造商:MERITEK 制造商全稱:MERITEK ELECTRONICS CORPORATION 功能描述:Hi-Voltage Metallized Polyester Film Capacitors |
| HMPE101J3A | 制造商:MERITEK 制造商全稱:MERITEK ELECTRONICS CORPORATION 功能描述:Hi-Voltage Metallized Polyester Film Capacitors |
| HMPE682K3A | 制造商:MERITEK 制造商全稱:MERITEK ELECTRONICS CORPORATION 功能描述:Hi-Voltage Metallized Polyester Film Capacitors |
發(fā)布緊急采購，3分鐘左右您將得到回復。