- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370639 > HMD16M36M12EG (Hanbit Electronics Co.,Ltd.) 64Mbyte (16Mx36) EDO/with Parity Mode 4K Ref. 72pin-SIMM Design PDF資料下載
參數(shù)資料
| 型號(hào)： | HMD16M36M12EG |
| 廠商： | Hanbit Electronics Co.,Ltd. |
| 英文描述： | 64Mbyte (16Mx36) EDO/with Parity Mode 4K Ref. 72pin-SIMM Design |
| 中文描述： | 64Mbyte（16Mx36）江戶/有校驗(yàn)?zāi)Ｊ?K的參考。 72pin，上海藥物研究所設(shè)計(jì) |
| 文件頁(yè)數(shù)： | 6/7頁(yè) |
| 文件大小： | 93K |
| 代理商： | HMD16M36M12EG |
HANBit HMD16M36M12EG
URL:www.hbe.co.kr HANBit Electronics Co.,Ltd.
REV.1.0(August.2002)
- 6 -
is greater than the specified t
RCD(max)
limit, then access time is controlled exclusively by t
CAC
.
5.
Assumes that t
RCD
≥
t
RCD(max)
6. t
AR
, t
WCR
, t
DHR
are referenced to t
RAD(max)
7.This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V
OH
or V
OL
.
8. t
WCS
, t
RWD
, t
CWD
anf t
AWD
are non restrictive operating parameter.
They are included in the data sheet as electrical characteristic only. If t
WCS
≥
tWCS(min)
the cycle is an early write
cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either t
RCH
or t
RRH
must be satisfied for a read cycle.
10. These parameters are referenced to the /CAS leading edge in early write cycles and to the /W leading edge in read-
write cycles.
11. Operation within the t
RAD(max)
limit insures that t
RAC(max)
can be met. t
RAD(max)
is specified as a reference
point only. If t
RAD
is greater than the specified t
RAD(max)
limit. then access time is controlled by t
AA
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMD16M36M12EG-5 | 64Mbyte (16Mx36) EDO/with Parity Mode 4K Ref. 72pin-SIMM Design |
| HMD16M36M12EG-6 | 64Mbyte (16Mx36) EDO/with Parity Mode 4K Ref. 72pin-SIMM Design |
| HMD16M72D9A-10 | Synchronous DRAM Module 128Mbyte (8Mx72bit),DIMM with ECC based on 16Mx8, 4Banks, 4K Ref., 3.3V |
| HMD16M72D9A-10L | Synchronous DRAM Module 128Mbyte (8Mx72bit),DIMM with ECC based on 16Mx8, 4Banks, 4K Ref., 3.3V |
| HMD16M72D9A-12 | Synchronous DRAM Module 128Mbyte (8Mx72bit),DIMM with ECC based on 16Mx8, 4Banks, 4K Ref., 3.3V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMD16M36M12EG-5 | 制造商:HANBIT 制造商全稱(chēng):Hanbit Electronics Co.,Ltd 功能描述:64Mbyte (16Mx36) EDO/with Parity Mode 4K Ref. 72pin-SIMM Design |
| HMD16M36M12EG-6 | 制造商:HANBIT 制造商全稱(chēng):Hanbit Electronics Co.,Ltd 功能描述:64Mbyte (16Mx36) EDO/with Parity Mode 4K Ref. 72pin-SIMM Design |
| HMD16M36M12G | 制造商:HANBIT 制造商全稱(chēng):Hanbit Electronics Co.,Ltd 功能描述:64Mbyte (16Mx36) FP/with Parity Mode 4K Ref. 72pin-SIMM Design |
| HMD16M36M12G-5 | 制造商:HANBIT 制造商全稱(chēng):Hanbit Electronics Co.,Ltd 功能描述:64Mbyte (16Mx36) FP/with Parity Mode 4K Ref. 72pin-SIMM Design |
| HMD16M36M12G-6 | 制造商:HANBIT 制造商全稱(chēng):Hanbit Electronics Co.,Ltd 功能描述:64Mbyte (16Mx36) FP/with Parity Mode 4K Ref. 72pin-SIMM Design |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。