- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370637 > HM658512ALRR-8 (Hitachi,Ltd.) 4 M PSRAM (512-kword x 8-bit) 2 k Refresh PDF資料下載
參數(shù)資料
| 型號(hào)： | HM658512ALRR-8 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 4 M PSRAM (512-kword x 8-bit) 2 k Refresh |
| 中文描述： | 4個(gè)M移動(dòng)存儲(chǔ)芯片（512 KWord的× 8位）2度刷新 |
| 文件頁(yè)數(shù)： | 10/22頁(yè) |
| 文件大?。?/td> | 105K |
| 代理商： | HM658512ALRR-8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
HM658512A Series
10
AC Characteristics
(Ta = 0 to +70°C, V
CC
= 5 V ± 10%, unless otherwise noted.)
Test Conditions
Input pulse levels: 0.4 V, 2.4 V
Input rise and fall time: 5 ns
Timing measurement level: 0.8 V, 2.2 V
Reference levels: V
OH
= 2.0 V, V
OL
= 0.8 V
Output load: 1 TTL Gate and C
L
(100 pF) (Including scope and jig)
HM658512A
-7
-8
-10
Parameter
Symbol Min
Max
Min
Max
Min
Max
Unit
Notes
Random read or write cycle time
t
RC
t
CEA
t
RWC
t
OEA
t
CHZ
t
CLZ
t
OHZ
t
OLZ
t
CE
t
P
t
AS
t
AH
t
RCS
t
RCH
t
WP
t
CW
t
OCD
115
—
130
—
160
—
ns
Chip enable access time
—
70
—
80
—
100
ns
Read-modify- write cycle time
160
—
180
—
220
—
ns
Output enable access time
—
25
—
30
—
40
ns
Chip disable to output in high-Z
0
25
0
25
0
25
ns
1, 2
Chip enable to output in low-Z
20
—
20
—
20
—
ns
2
Output disable to output in high-Z
—
25
—
25
—
25
ns
1, 2
Output enable to output in low-Z
0
—
0
—
0
—
ns
2
Chip enable pulse width
70 n
10
μ
80 n
10
μ
100 n 10
μ
s
Chip enable precharge time
35
—
40
—
50
—
ns
Address setup time
0
—
0
—
0
—
ns
Address hold time
20
—
20
—
25
—
ns
Read command setup time
0
—
0
—
0
—
ns
Read command hold time
0
—
0
—
0
—
ns
Write command pulse width
25
—
25
—
30
—
ns
Chip enable to end of write
70
—
80
—
100
—
ns
Chip enable to output enable delay
time
0
—
0
—
0
—
ns
Output enable hold time
t
OHC
0
—
0
—
0
—
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM658512ALRR-8V | 4 M PSRAM (512-kword x 8-bit) 2 k Refresh |
| HM658512ALTT-7 | 50000 SYSTEM GATE 2.5 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN |
| HM658512ALTT-7V | 50000 SYSTEM GATE 2.5 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN |
| HM658512ALTT-8 | 4 M PSRAM (512-kword x 8-bit) 2 k Refresh |
| HM658512ALTT-8V | 4 M PSRAM (512-kword x 8-bit) 2 k Refresh |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM658512ALRR-8V | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4 M PSRAM (512-kword x 8-bit) 2 k Refresh |
| HM658512ALTT-10 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4 M PSRAM (512-kword x 8-bit) 2 k Refresh |
| HM658512ALTT-10V | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4 M PSRAM (512-kword x 8-bit) 2 k Refresh |
| HM658512ALTT-7 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4 M PSRAM (512-kword x 8-bit) 2 k Refresh |
| HM658512ALTT-7V | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4 M PSRAM (512-kword x 8-bit) 2 k Refresh |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。