參數(shù)資料
型號(hào): HM62W16256BLTT-7SL
廠商: Hitachi,Ltd.
英文描述: 4 M SRAM (256-kword x 16-bit)
中文描述: 四米的SRAM(256 - KWord的x 16位)
文件頁數(shù): 13/16頁
文件大小: 79K
代理商: HM62W16256BLTT-7SL
HM62W16256B Series
13
Low V
CC
Data Retention Characteristics
(Ta = 0 to +70
°
C)
Parameter
Symbol
Min
Typ
*
4
Max
Unit
Test conditions
*
3
V
CC
for data retention
V
DR
2.0
V
Vin
0V
(1) 0 V
CS2
0.2 V or
(2) CS2
V
CC
– 0.2 V
CS1
V
CC
– 0.2 V or
(3)
LB
=
UB
V
– 0.2 V
CS2
V
– 0.2 V
CS1
0.2 V
V
= 3.0 V, Vin
0V
(1) 0 V
CS2
0.2 V or
(2) CS2
V
CC
– 0.2 V,
CS1
V
CC
– 0.2 V or
(3)
LB
=
UB
V
– 0.2 V
CS2
V
– 0.2 V
CS1
0.2 V
Data retention current
I
CCDR
*
1
0.8
20
μ
A
I
CCDR
*
2
t
CDR
0.8
10
μ
A
Chip deselect to data
retention time
0
ns
See retention waveform
Operation recovery time
Notes: 1. This characteristic is guaranteed only for L-version, 10
μ
A max. at Ta = 0 to +40
°
C.
2. This characteristic is guaranteed only for L-SL version, 5
μ
A max. at Ta = 0 to +40
°
C.
3. CS2 controls address buffer,
WE
buffer,
CS1
buffer,
OE
buffer,
LB
,
UB
buffer and Din buffer. If
CS2 controls data retention mode, Vin levels (address,
WE
,
OE
,
CS1
,
LB
,
UB
, I/O) can be in the
high impedance state. If
CS1
controls data retention mode, CS2 must be CS2
V
– 0.2 V or 0 V
CS2
0.2 V. The other input levels (address,
WE
,
OE
,
LB
,
UB
, I/O) can be in the high
impedance state.
4. Typical values are at V
CC
= 3.0 V, Ta = +25C and not guaranteed.
5. t
RC
= read cycle time.
t
R
t
RC
*
5
ns
相關(guān)PDF資料
PDF描述
HM62W16256B 4 M SRAM (256-kword ×16-bit)(4 M 靜態(tài)RAM(256k字×16位))
HM62W16258BI 4 M SRAM (256-kword ×16-bit)(4 M 靜態(tài)RAM(256k字×16位))
HM62W16258BLTT-5 4 M SRAM (256-kword x 16-bit)
HM62W16258B 4 M SRAM (256-kword x 16-bit)
HM62W16258BLTT-5SL 4 M SRAM (256-kword x 16-bit)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HM62W4100HJP15 制造商:Renesas Electronics Corporation 功能描述:
HM62W8512BLFP-5 制造商:HITACHI 功能描述:
HM62W8512BLTTI7 制造商:Hitachi 功能描述:
HM-630 制造商:Black Box Corporation 功能描述:FACE PLATE:HM-STAINLESS
HM63021FP 制造商:Panasonic Industrial Company 功能描述:IC