- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370627 > HM6264ALP-10L (Hitachi,Ltd.) 12-Input Positive-NAND Gates With 3-State Outputs 16-CDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | HM6264ALP-10L |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 12-Input Positive-NAND Gates With 3-State Outputs 16-CDIP -55 to 125 |
| 中文描述： | 8192字× 8位高速CMOS靜態(tài)RAM |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 54K |
| 代理商： | HM6264ALP-10L |
AC Characteristics
(V
CC
= 5 V ± 10%, Ta = 0 to +70°C)
AC Test Conditions:
Input pulse levels: 0.8 V/2.4 V
Input rise and fall time: 10 ns
Input timing reference level: 1.5 V
Output timing reference level
— HM6264A-10: 1.5 V
— HM6264A-12/15: 0.8 V/2.0 V
Output load: 1 TTL gate and C
L
(100 pF) (including scope and jig)
Read Cycle
HM6264A-10
———————
Min
HM6264A-12
———————
Min
HM6264A-15
———————
Min
Parameter
Symbol
Max
Max
Max
Unit
Read cycle time
t
RC
100
—
120
—
150
—
ns
Address access time
t
AA
—
100
—
120
—
150
ns
CS1
t
CO1
—
100
—
120
—
150
ns
CS2
t
CO2
—
100
—
120
—
150
ns
Output enable to output valid
t
OE
—
50
—
60
—
70
ns
CS1
t
LZ1
10
—
10
—
15
—
ns
CS2
t
LZ2
10
—
10
—
15
—
ns
Output enable to output in low Z
t
OLZ
5
—
5
—
5
—
ns
CS1
t
HZ1
0
35
0
40
0
50
ns
CS2
t
HZ2
0
35
0
40
0
50
ns
Output disable to output in high Z
t
OHZ
0
35
0
40
0
50
ns
Output hold from address change
t
OH
10
—
10
—
10
—
ns
Notes
1. t
HZ
and t
OHZ
are defined as the time at which the outputs to achieve the open circuit
condition and are not referred to output voltage levels.
2. At any given temperature and voltage condition, t
HZ
maximum is less than t
LZ
minimum both for
a given device and from device to device.
Chip deselection to
output in high Z
Chip selection to output
in low Z
Chip selection to output
5
HM6264A Series
HM6264A Series
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM6264ALP-10LT | 12-Input Positive-NAND Gates With 3-State Outputs 16-CDIP -55 to 125 |
| HM6264ALP-10T | 8192-word x 8-bit High Speed CMOS Static RAM |
| HM6264ALP-12 | 8192-word x 8-bit High Speed CMOS Static RAM |
| HM6264ALP-12L | 8192-word x 8-bit High Speed CMOS Static RAM |
| HM6264ALP-12T | 3-Line To 8-Line Decoders/Demultiplexers 20-LCCC -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM6264ALP-10LT | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:8192-word x 8-bit High Speed CMOS Static RAM |
| HM6264ALP-10T | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:8192-word x 8-bit High Speed CMOS Static RAM |
| HM6264ALP-12 | 制造商:Panasonic Industrial Company 功能描述:IC |
| HM6264ALP-12L | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:8192-word x 8-bit High Speed CMOS Static RAM |
| HM6264ALP-12LT | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:8192-word x 8-bit High Speed CMOS Static RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。