- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371844 > HM62256BLFP-4SLT x8 SRAM PDF資料下載
參數(shù)資料
| 型號： | HM62256BLFP-4SLT |
| 英文描述： | x8 SRAM |
| 中文描述： | x8的SRAM |
| 文件頁數(shù)： | 13/15頁 |
| 文件大小： | 143K |
| 代理商： | HM62256BLFP-4SLT |
HM62256B Series
13
Low V
CC
Data Retention Characteristics
(Ta = 0 to +70
°
C)
Parameter
Symbol
Min
Typ*
1
Max
Unit
Test Conditions
*6
CS
≥
V
CC
–
0.2 V,
Vin
≥
0 V
V
CC
= 3.0 V, Vin
≥
0 V
CS
≥
V
CC
–
0.2 V,
V
CC
for data retention
V
DR
2.0
—
5.5
V
Data retention current
I
CCDR
—
0.05
30
*2
μ
A
—
0.05
10
*3
—
0.05
3
*4
Chip deselect to data retention time t
CDR
Operation recovery time
Notes: 1. Typical values are at V
CC
= 3.0 V, Ta = 25
°
C and not guaranteed.
2. 10
μ
A max at Ta = 0 to + 40
°
C.
3. This characteristics guaranteed for only L-SL version. 3
μ
A max at Ta = 0 to +40
°
C.
4. This characteristics guaranteed for only L-UL version. 0.6
μ
A max at Ta = 0 to +40
°
C.
5. t
RC
= read cycle time.
6.
CS
controls address buffer,
WE
buffer,
OE
buffer, and Din buffer. If
CS
controls data
retention
mode, other input levels (address,
WE
,
OE
, I/O) can be in the high impedance state.
0
—
—
ns
See retention waveform
t
R
t
RC
*5
—
—
ns
Low V
CC
Data Retention Timing Waveform
V
V
CC
CS
Data retention mode
t
R
4.5V
DR
2.2V
0V
CS > V - 0.2V
CDR
t
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM62256BLFP8 | IC-SM-256K CMOS SRAM |
| HM62256BLFPI-7SLT | x8 SRAM |
| HM62256BLFPI-8T | x8 SRAM |
| HM62256BLP10 | IC-256K CMOS SRAM |
| HM62256BLP12U | IC-256K CMOS SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM62256BLFP-5SLT | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:256k SRAM (32-kword x 8-bit) |
| HM62256BLFP-7SLT | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:256k SRAM (32-kword x 8-bit) |
| HM62256BLFP-7T | 制造商:Hitachi 功能描述: |
| HM62256BLFP-7ULT | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:256k SRAM (32-kword x 8-bit) |
| HM62256BLFP8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-SM-256K CMOS SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。