- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370606 > HLX6228KEH (Electronic Theatre Controls, Inc.) 128K x 8 STATIC RAM?Low Power SOI PDF資料下載
參數(shù)資料
| 型號： | HLX6228KEH |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 128K x 8 STATIC RAM?Low Power SOI |
| 中文描述： | 128K的× 8靜態(tài)RAM？低功耗絕緣硅 |
| 文件頁數(shù)： | 2/12頁 |
| 文件大?。?/td> | 156K |
| 代理商： | HLX6228KEH |
HLX6228
2
SIGNAL DEFINITIONS
A: 0-16
Address input pins which select a particular eight-bit word within the memory array.
DQ: 0-7
Bidirectional data pins which serve as data outputs during a read operation and as data inputs during a write
operation.
NCS
Negative chip select, when at a low level allows normal read or write operation. When at a high level NCS
forces the SRAM to a precharge condition, holds the data output drivers in a high impedance state and
disables all input buffers except CE. This part must be Read and Write controlled using the NCS pin: it
requires that NCS returns to a high state for at least 5ns whenever there is an address change. This 5ns pulse
to high provides the part with a defined pre-charge pulse duration to ensure that the new address is latched.
The part must be controlled in this fashion to meet the timing specifications defined.
NWE
Negative write enable, when at a low level activates a write operation and holds the data output drivers in
a high impedance state. When at a high level NWE allows normal read operation.
NOE
Negative output enable, when at a high level holds the data output drivers in a high impedance state. When
at a low level, the data output driver state is defined by NCS, NWE and CE. If this signal is not used it must
be connected to VSS.
CE
Chip enable, when at a high level allows normal operation. When at a low level CE forces the SRAM to a
precharge condition, holds the data output drivers in a high impedance state and disables all the input buffers
except the NCS input buffer. If this signal is not used it must be connected to VDD.
NCS
CE
NWE
NOE
MODE
DQ
L
H
H
L
Read
Data Out
L
H
L
X
Write
Data In
H
X
XX
XX
Deselected
High Z
X
L
XX
XX
Disabled
High Z
TRUTH TABLE
FUNCTIONAL DIAGRAM
Notes:
X: VI=VIH or VIL
XX: VSS
≤
VI
≤
VDD
NOE=H: High Z output state maintained
for NCS=X, CE=X, NWE=X
NCS
A:3-7,12,14-16
CE
NWE
NOE
WE CS CE
NWE CS CE OE
Column Decoder
Data Input/Output
Row
Decoder
131,072 x 8
Memory
Array
A:0-2, 8-11, 13
#
Signal
All controls must be
enabled for a signal to
pass. (#: number of
buffers, default = 1)
1 = enabled
Signal
8
DQ:0-7
(0 = high Z)
8
8
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HLX6228KEN | 128K x 8 STATIC RAM?Low Power SOI |
| HLX6228KER | 128K x 8 STATIC RAM?Low Power SOI |
| HLX6228KSF | 128K x 8 STATIC RAM?Low Power SOI |
| HLX6228KSH | 128K x 8 STATIC RAM?Low Power SOI |
| HLX6228KSN | 128K x 8 STATIC RAM?Low Power SOI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HLX6228KEN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K x 8 STATIC RAM?Low Power SOI |
| HLX6228KER | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K x 8 STATIC RAM?Low Power SOI |
| HLX6228KSF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K x 8 STATIC RAM?Low Power SOI |
| HLX6228KSH | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K x 8 STATIC RAM?Low Power SOI |
| HLX6228KSN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K x 8 STATIC RAM?Low Power SOI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。