- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄40 > HIP6021CB-T (Intersil)IC REG QD BCK/LINEAR 28-SOIC Datasheet資料下載
參數(shù)資料
| 型號(hào)： | HIP6021CB-T |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 7/15頁(yè) |
| 文件大?。?/td> | 408K |
| 描述： | IC REG QD BCK/LINEAR 28-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 拓?fù)洌?/td> | 降壓（降壓）同步（1），線性（LDO）（3） |
| 功能： | 任何功能 |
| 輸出數(shù)： | 4 |
| 頻率 - 開關(guān)： | 215kHz |
| 電壓/電流 - 輸出 1： | 控制器 |
| 電壓/電流 - 輸出 2： | 控制器 |
| 電壓/電流 - 輸出 3： | 控制器 |
| 帶 LED 驅(qū)動(dòng)器： | 無(wú) |
| 帶監(jiān)控器： | 無(wú) |
| 帶序列發(fā)生器： | 無(wú) |
| 電源電壓： | 5 V ~ 12 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
7
error amplifier. Similarly, the COMP pin is the error amplifier
output. These pins are used to compensate the voltage-mode
control feedback loop of the synchronous PWM converter.
VSEN1 (Pin 22)
This pin is connected to the PWM converters output voltage.
The PGOOD and OVP comparator circuits use this signal to
report output voltage status and for over- voltage protection.
DRIVE2 (Pin 1)
Connect this pin to the gate of an external MOSFET. This pin
provides the drive for the AGP regulators pass transistor.
VSEN2 (Pin 10)
Connect this pin to the output of the AGP linear regulator.
The voltage at this pin is regulated to the level
predetermined by the logic-level status of the SELECT pin.
This pin is also monitored for under-voltage events.
SELECT (Pin 11)
This pin determines the output voltage of the AGP bus linear
regulator. A low TTL input sets the output voltage to 1.5V,
while a high input sets the output voltage to 3.3V.
DRIVE3 (Pin 18)
Connect this pin to the gate of an external MOSFET. This pin
provides the drive for the 1.5V regulators pass transistor.
VSEN3 (Pin 19)
Connect this pin to the output of the 1.5V linear regulator.
This pin is monitored for under-voltage events.
DRIVE4 (Pin 15)
Connect this pin to the gate of an external MOSFET. This pin
provides the drive for the 1.8V regulators pass transistor.
VSEN4 (Pin 14)
Connect this pin to the output of the linear 1.8V regulator.
This pin is monitored for undervoltage events.
Description
Operation
The HIP6021 monitors and precisely controls 4 output
voltage levels (Refer to Block and Simplified Power System
Diagrams, and Typical Application Schematic). It is
designed for microprocessor computer applications with
3.3V, 5V, and 12V bias input from an ATX power supply.
The IC has a synchronous PWM controller and three linear
controllers. The PWM controller (PWM) is designed to
regulate the microprocessor core voltage (V
OUT1
). PWM
controller drives 2 MOSFETs (Q1 and Q2) in a
synchronous-rectified buck converter configuration and
regulates the microprocessor core voltage to a level
programmed by the 5-bit digital-to-analog converter (DAC).
One of the linear controllers is designed to regulate the
advanced graphics port (AGP) bus voltage (V
OUT2
) to a
digitally-programmable level of 1.5V or 3.3V. Selection of
either output voltage is achieved by applying the proper
logic level at the SELECT pin. The remaining two linear
controllers supply the 1.5V GTL bus power (V
OUT3
) and
the 1.8V memory power (V
OUT4
). All linear controllers are
designed to employ an external pass transistor.
Initialization
The HIP6021 automatically initializes upon receipt of input
power. Special sequencing of the input supplies is not
necessary. The Power-On Reset (POR) function continually
monitors the input supply voltages. The POR monitors the
bias voltage (+12V
IN
) at the VCC pin, the 5V input voltage
(+5V
IN
) on the OCSET pin, and the 3.3V input voltage
(+3.3V
IN
) at the VAUX pin. The normal level on OCSET is
equal to +5V
IN
less a fixed voltage drop (see over-current
protection). The POR function initiates soft-start operation
after all supply voltages exceed their POR thresholds.
Soft-Start
The POR function initiates the soft-start sequence. Initially,
the voltage on the SS pin rapidly increases to approximately
1V (this minimizes the soft-start interval). Then an internal
28礎(chǔ) current source charges an external capacitor (C
SS
) on
the SS pin to 4.5V. The PWM error amplifier reference input
(+ terminal) and output (COMP pin) are clamped to a level
proportional to the SS pin voltage. As the SS pin voltage
slews from 1V to 4V, the output clamp allows generation of
PHASE pulses of increasing width that charge the output
capacitor(s). After the output voltage increases to
approximately 70% of the set value, the reference input
clamp slows the output voltage rate-of-rise and provides a
smooth transition to the final set voltage. Additionally, all
linear regulators reference inputs are clamped to a voltage
proportional to the SS pin voltage. This method provides a
rapid and controlled output voltage rise.
Figure 3 shows the soft-start sequence for the typical
application. At T0 the SS voltage rapidly increases to
approximately 1V. At T1, the SS pin and error amplifier
output voltage reach the valley of the oscillators triangle
wave. The oscillators triangular wave form is compared to
the clamped error amplifier output voltage. As the SS pin
voltage increases, the pulse-width on the PHASE pin
increases. The interval of increasing pulse-width continues
until each output reaches sufficient voltage to transfer
control to the input reference clamp. If we consider the 2.5V
core output (V
OUT1
) in Figure 3, this time occurs at T2.
During the interval between T2 and T3, the error amplifier
reference ramps to the final value and the converter
regulates the output a voltage proportional to the SS pin
voltage. At T3 the input clamp voltage exceeds the
reference voltage and the output voltage is in regulation.
The remaining outputs are also programmed to follow the
SS pin voltage. The PGOOD signal toggles high when all
output voltage levels have exceeded their under-voltage
levels. See the Soft-Start Interval section under
HIP6021
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HIP6521CB-T | IC REG QD BCK/LINEAR SYNC 16SOIC |
| HMC920LP5E | IC CTRLR ACTIVE BIAS 32QFN |
| IDTTSE2002B3CNRG | IC TEMP SENS EEPROM DFN-8 |
| IPM6220ACAZ-T | IC REG 5OUT BUCK/LDO SYNC 24SSOP |
| IR2170 | IC CURRENT SENSE 600V 1MA 8-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HIP6021CBZ | 功能描述:電壓模式 PWM 控制器 SINGLE PWM & TRPL LINEAR CNTRLR RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓?fù)浣Y(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| HIP6021CBZ-T | 功能描述:電壓模式 PWM 控制器 SINGLE PWM & TRPL LINEAR CNTRLR RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓?fù)浣Y(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| HIP6021EVAL1 | 功能描述:電源管理IC開發(fā)工具 HIP6021 EVAL BRD RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評(píng)估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| HIP6028 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Advanced PWM and Dual Linear Power Control with Integrated ACPI Support Interface |
| HIP6028CB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。