- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383058 > HIP6006 (Intersil Corporation) Buck and Synchronous-Rectifier Pulse-Width Modulator (PWM) Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | HIP6006 |
| 廠商： | Intersil Corporation |
| 英文描述： | Buck and Synchronous-Rectifier Pulse-Width Modulator (PWM) Controller |
| 中文描述： | 巴克和同步整流脈沖寬度調(diào)制（PWM）控制器 |
| 文件頁(yè)數(shù)： | 7/10頁(yè) |
| 文件大?。?/td> | 106K |
| 代理商： | HIP6006 |
2-127
Modulator Break Frequency Equations
The compensation network consists of the error amplifier
(internal to the HIP6006) and the impedance networks Z
IN
and Z
FB
. The goal of the compensation network is to provide
a closed loop transfer function with the highest 0dB crossing
frequency (f
0dB
) and adequate phase margin. Phase margin
is the difference between the closed loop phase at f
0dB
and
180
o
.
The equations below relate the compensation
network’s poles, zeros and gain to the components (R1, R2,
R3, C1, C2, and C3) in Figure 8. Use these guidelines for
locating the poles and zeros of the compensation network:
Compensation Break Frequency Equations
1. Pick Gain (R2/R1) for desired converter bandwidth
2. Place 1
ST
Zero Below Filter’s Double Pole
(~75% F
LC
)
3. Place 2
ND
Zero at Filter’s Double Pole
4. Place 1
ST
Pole at the ESR Zero
5. Place 2
ND
Pole at Half the Switching Frequency
6. Check Gain against Error Amplifier’s Open-Loop Gain
7. Estimate Phase Margin - Repeat if Necessary
Figure 8 shows an asymptotic plot of the DC-DC converter’s
gain vs frequency. The actual Modulator Gain has a high
gain peak do to the high Q factor of the output filter and is
not shown in Figure 8. Using the above guidelines should
give a Compensation Gain similar to the curve plotted. The
open loop error amplifier gain bounds the compensation
gain. Check the compensation gain at F
P2
with the
capabilities of the error amplifier. The Closed Loop Gain is
constructed on the log-log graph of Figure 8 by adding the
Modulator Gain (in dB) to the Compensation Gain (in dB).
This is equivalent to multiplying the modulator transfer
function to the compensation transfer function and plotting
the gain.
The compensation gain uses external impedance networks
Z
FB
and Z
IN
to provide a stable, high bandwidth (BW) overall
loop. A stable control loop has a gain crossing with -
20dB/decade slope and a phase margin greater than 45
o
.
Include worst case component variations when determining
phase margin.
Component Selection Guidelines
Output Capacitor Selection
An output capacitor is required to filter the output and supply
the load transient current. The filtering requirements are a
function of the switching frequency and the ripple current.
The load transient requirements are a function of the slew
rate (di/dt) and the magnitude of the transient load current.
These requirements are generally met with a mix of
capacitors and careful layout.
FIGURE 7. VOLTAGE - MODE BUCK CONVERTER
COMPENSATION DESIGN
V
OUT
OSC
REFERENCE
L
O
C
O
ESR
V
IN
V
OSC
ERROR
AMP
PWM
DRIVER
(PARASITIC)
-
+
REF
R1
R3
R2
C3
C2
C1
COMP
V
OUT
FB
Z
FB
HIP6006
Z
IN
COMPARATOR
DRIVER
DETAILED COMPENSATION COMPONENTS
PHASE
V
E/A
+
-
+
-
Z
IN
Z
FB
F
LC
L
O
2
π
C
O
--------------------------------------
=
F
ESR
O
)
--------------------------------------------
=
F
Z1
----------------------------------
=
F
Z2
R3
)
C3
-------------------------+
=
F
P1
2
π
R2
--------+
------------------------------------------------------
=
F
P2
=
----------------------------------
100
80
60
40
20
0
-20
-40
-60
F
P1
F
Z2
10M
1M
100K
10K
1K
100
10
OPEN LOOP
ERROR AMP GAIN
F
Z1
F
P2
F
LC
F
ESR
COMPENSATION
GAIN
G
FREQUENCY (Hz)
20LOG
(V
IN
/
OSC
)
MODULATOR
GAIN
20LOG
(R2/R1)
CLOSED LOOP
GAIN
FIGURE 8. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN
HIP6006
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HIP6006CB | Buck and Synchronous-Rectifier Pulse-Width Modulator (PWM) Controller |
| HIP6007 | Buck Pulse-Width Modulator (PWM) Controller |
| HIP6007CB | Buck Pulse-Width Modulator (PWM) Controller |
| HIP6008 | Buck Pulse-Width Modulator (PWM) Controller and Output Voltage Monitor |
| HIP6008CB | FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HIP6006_05 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Buck and Synchronous-Rectifier Pulse-Width Modulator (PWM) Controller |
| HIP6006CB | 功能描述:IC CTRLR PWM VOLTAGE MODE 14SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專(zhuān)用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
| HIP6006CB-T | 功能描述:IC CNTRLR PWM BUCK SYNC 14-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專(zhuān)用型 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:控制器，DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:30-TFSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:30-TSSOP 包裝:帶卷 (TR) |
| HIP6006CB-TS2604 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HIP6006CBZ | 功能描述:電壓模式 PWM 控制器 PWMCNTRLR SYNCBUCK-14" RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓?fù)浣Y(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開(kāi)關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。