- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1996 > HI9P5701K-5 (Intersil)CONV A/D 6BIT 30MSPS 18-SOIC PDF資料下載
參數(shù)資料
| 型號： | HI9P5701K-5 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 12/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | CONV A/D 6BIT 30MSPS 18-SOIC |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 位數(shù)： | 6 |
| 采樣率（每秒）： | 30M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 300mW |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 18-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 18-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
9
Application Information
Voltage Reference
The reference voltage is applied across the resistor ladder at
the input of the converter, between VREF+ and VREF-. In
most applications, VREF- is simply tied to analog ground
such that the reference source drives VREF+. The reference
must be capable of supplying enough current to drive the
minimum ladder resistance of 235
over temperature.
The HI-5701 is specified for a reference voltage of 4.0V, but
will operate with voltages as high as the VDD supply. In the
case of 4.0V reference operation, the converter encodes the
analog input into a binary output in LSB increments of
(VREF+-VREF)/64, or 62.5mV. Reducing the reference
voltage reduces the LSB size proportionately and thus
increases linearity errors. The minimum practical reference
voltage is about 2V. Because the reference voltage terminals
are subjected to internal transient currents during
conversion, it is important to drive the reference pins from a
low impedance source and to decouple thoroughly. Again,
ceramic and tantalum (0.01
F and 10F) capacitors near
the package pin are recommended. It is not necessary to
decouple the 1/2R tap point pin for most applications.
It is possible to elevate VREF- from ground if necessary. In
this case, the VREF- pin must be driven from a low
impedance reference capable of sinking the current through
the resistor ladder. Careful decoupling is again
recommended.
Digital Control and Interface
The HI-5701 provides a standard high speed interface to
external CMOS and TTL logic families. Four digital inputs are
provided to control the function of the converter. The clock
and phase inputs control the sample and auto balance
modes. The digital outputs change state on the clock phase
which begins the sample mode. Two chip enable inputs
control the three-state outputs of output bits D0 through D5
and the Overflow OVF bit. As indicated in Table 2, all output
bits are high impedance when CE2 is low, and output bits D0
through D5 are independently controlled by CE1.
Although the Digital Outputs are capable of handling typical
data bus loading, the bus capacitance charge/discharge
currents will produce supply and local ground disturbances.
Therefore, an external bus driver is recommended.
Clock
The clock should be properly terminated to digital ground
near the clock input pin. Clock frequency defines the
conversion frequency and controls the converter as
described in the “Theory of Operation” section. The Auto
Balance
φ1 half cycle of the clock may be reduced to 16ns;
the Sample
φ2 half cycle may be varied from a minimum of
16ns to a maximum of 8
s.
Gain and Offset Adjustment
In applications where accuracy is of utmost importance,
three adjustments can be made; i.e., offset, gain, and
CLOCK
INPUT
+4V
VREF+
PHASE
CLK
CE1
CE2
VSS
OVF
D5
+5V
10
F
0.01
F
D4
D3
1/2R
D2
D1
D0
VDD
VIN
VREF-
NC
+5V
0.01
F
10
F
+9V to +12V
0.01
F
10
F
ANALOG
SIGNAL
INPUT
50
HA-5033
100
0.01
F
10
F
-9V to -12V
DATA
OUPUT
50
FIGURE 13. TEST CIRCUIT
TABLE 3. PHASE CONTROL
CLOCK
PHASE
INTERNAL GENERATION
0
Sample Unknown (
φ2)
0
1
Auto Balance (
φ1)
1
0
Auto Balance (
φ1)
1
Sample Unknown (
φ2)
HI-5701
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMC700LP4E | IC FRACT-N PLL 16BIT 24QFN |
| HMC703LP4E | IC FRACT-N PLL W/SWEEPR 24QFN |
| HMC704LP4E | IC FRACT-N PLL 16BIT 24QFN |
| HMC830LP6GE | IC FRACT-N PLL W/VCO 40QFN |
| HMP8117CNZ | IC VIDEO DECODER NTSC/PAL 80PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HIA105 | 制造商:HITRON 制造商全稱:HITRON ELECTRONICS CORPORTION 功能描述:AUTO-RANGING INPUT AC-DC GAME USE TRIPLE OUTPUT 105 WATTS INTERNAL SWITCHING POWER SUPPLIES |
| HIA105-30 | 制造商:HITRON 制造商全稱:HITRON ELECTRONICS CORPORTION 功能描述:AUTO-RANGING INPUT AC-DC GAME USE TRIPLE OUTPUT 105 WATTS INTERNAL SWITCHING POWER SUPPLIES |
| HIA105-31 | 制造商:HITRON 制造商全稱:HITRON ELECTRONICS CORPORTION 功能描述:AUTO-RANGING INPUT AC-DC GAME USE TRIPLE OUTPUT 105 WATTS INTERNAL SWITCHING POWER SUPPLIES |
| HIA105-32 | 制造商:HITRON 制造商全稱:HITRON ELECTRONICS CORPORTION 功能描述:AUTO-RANGING INPUT AC-DC GAME USE TRIPLE OUTPUT 105 WATTS INTERNAL SWITCHING POWER SUPPLIES |
| HIA105-33 | 制造商:HITRON 制造商全稱:HITRON ELECTRONICS CORPORTION 功能描述:AUTO-RANGING INPUT AC-DC GAME USE TRIPLE OUTPUT 105 WATTS INTERNAL SWITCHING POWER SUPPLIES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。