- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371815 > HI7191 (Intersil Corporation) 24-Bit, High Precision, Sigma Delta A/D Converter PDF資料下載
參數(shù)資料
| 型號： | HI7191 |
| 廠商： | Intersil Corporation |
| 英文描述： | 24-Bit, High Precision, Sigma Delta A/D Converter |
| 中文描述： | 24位，精度高，Σ-ΔA / D轉(zhuǎn)換 |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 187K |
| 代理商： | HI7191 |
1905
or self-calibration where only the HI7191 itself is in the cali-
bration loop. The On-chip Calibration Registers are
read/write registers which allow the user to read calibration
coefficients as well as write previously determined
calibration coefficients.
Circuit Operation
The analog and digital supplies and grounds are separate
on the HI7191 to minimize digital noise coupling into the
analog circuitry. Nominal supply voltages are AV
DD
= +5V,
DV
DD
= +5V, and AV
SS
= -5V. If the same supply is used
for AV
DD
and DV
DD
it is imperative that the supply is sepa-
rately decoupled to the AV
DD
and DV
DD
pins on the
HI7191. Separate analog and digital ground planes should
be maintained on the system board and the grounds should
be tied together back at the power supply.
When the HI7191 is powered up it needs to be reset by pull-
ing the RESET line low. The reset sets the internal registers
of the HI7191 as shown in Table 2 and puts the part in the
bipolar mode with a gain of 1 and offset binary coding. The
filter notch of the digital filter is set at 30Hz while the I/O is
set up for bidirectional I/O (data is read and written on the
SDIO line and SDO is three-stated), descending byte order,
and MSB first data format. A self calibration is performed
before the device begins converting. DRDY goes low when
valid data is available at the output.
The configuration of the HI7191 is changed by writing new
setup data to the Control Register. Whenever data is written
to byte 2 and/or byte 1 of the Control Register the part
assumes that a critical setup parameter is being changed
which means that DRDY goes high and the device is re-syn-
chronized. If the configuration is changed such that the
device is in any one of the calibration modes, a new calibra-
tion is performed before normal conversions continue. If the
device is written to the conversion mode, a new calibration is
NOT performed (A new calibration is recommended any time
data is written to the Control Register.). In either case, DRDY
goes low when valid data is available at the output.
If a single data byte is written to byte 0 of the Control
Register, the device assumes the gain has NOT been
changed. It is up to the user to re-calibrate the device if the
gain is changed in this manner. For this reason it is
recommended that the entire Control Register be written
when changing the gain of the device. This ensures that the
part is re-calibrated (if in a calibration mode) before the
DRDY output goes low indicating that valid data is available.
The calibration registers can be read via the serial interface
at any time. However, care must be taken when writing data
to the calibration registers. If the HI7191 is internally
updating any calibration register the user can not write to
that calibration register. See the Operational Modes section
for details on which calibration registers are updated for the
various modes.
Since access to the calibration registers is asynchronous to
the conversion process the user is cautioned that new
calibration data may not be used on the very next set of
“valid” data after a calibration register write. It is guaranteed
that the new data will take effect on the second set of output
data. Non-calibrated data can be obtained from the device
by writing 000000 (h) to the Offset Calibration Register,
800000 (h) to the Positive Full Scale Calibration Register,
and 800000 (h) to the Negative Full Scale Calibration Regis-
ter. This sets the offset correction factor to 0 and the positive
and negative gain slope factors to 1.
If several HI7191s share a system master clock the
SYNC
pin can be used to synchronize their operation. A common
SYNC
input to multiple devices will synchronize operation
such that all output registers are updated simultaneously. Of
course the
SYNC
pin would normally be activated only after
each HI7191 has been calibrated or has had calibration
coefficients written to it.
The
SYNC
pin can also be used to control the HI7191 when
an external multiplexer is used with a single HI7191. The
SYNC
pin in this application can be used to guarantee a max-
imum settling time of 3 conversion periods when switching
channels on the multiplexer.
Analog Section Description
Figure 6 shows a simplified block diagram of the analog
modulator front end of a sigma delta A/D Converter. The
input signal V
IN
comes into a summing junction (the PGIA in
this case) where the previous modulator output is subtracted
from it. The resulting signal is then integrated and the output
of the integrator goes into the comparator. The output of the
comparator is then fed back via a 1-bit DAC to the summing
junction. The feedback loop forces the average of the fed
back signal to be equal to the input signal V
IN
.
TABLE 2. REGISTER RESET VALUES
REGISTER
VALUE (HEX)
Data Output Register
XXXX (Undefined)
Control Register
28B300
Offset Calibration Register
Self Calibration Value
Positive Full Scale Calibration
Register
Self Calibration Value
Negative Full Scale Calibration
Register
Self Calibration Value
PGIA
INTEGRATOR
COMPARATOR
V
RHI
V
RLO
DAC
V
IN
+
-
∫
∑
+
-
FIGURE 6. SIMPLE MODULATOR BLOCK DIAGRAM
HI7191
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI7191IP | 24-Bit, High Precision, Sigma Delta A/D Converter |
| HI8182C | Telecommunication IC |
| HI8182CM | Telecommunication IC |
| HI8182R | Telecommunication IC |
| HI8182RM | Telecommunication IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI7191_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:24-Bit, High Precision, Sigma Delta A/D Converter |
| HI7191IB | 功能描述:IC ADC 24BIT PROGBL SER 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI7191IBZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ADC 24BIT SIGMADELTA 20 IND RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI7191IBZ-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ADC 24BIT SIGMADELTA 20 IND RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI7191IP | 功能描述:IC ADC 24BIT PROGBL SER 20-PDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。