- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371815 > HI5960SOICEVAL1 (Intersil Corporation) 14-Bit, 125+MSPS, CommLinkTM High Speed D/A Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | HI5960SOICEVAL1 |
| 廠商： | Intersil Corporation |
| 英文描述： | 14-Bit, 125+MSPS, CommLinkTM High Speed D/A Converter |
| 中文描述： | 14位，125 MSPS的，CommLinkTM高速D / A轉(zhuǎn)換 |
| 文件頁(yè)數(shù)： | 3/12頁(yè) |
| 文件大?。?/td> | 88K |
| 代理商： | HI5960SOICEVAL1 |
3
Pin Descriptions
PIN NO.
PIN NAME
DESCRIPTION
1-14
D13 (MSB) Through
D0 (LSB)
Digital Data Bit 13, (Most Significant Bit) through Digital Data Bit 0, (Least Significant Bit).
15
SLEEP
ControlPinforPower-Downmode.SleepModeisactivehigh;ConnecttogroundforNormalMode.Sleep
pin has internal 20
μ
A active pulldown current.
16
REFLO
Connect to analog ground to enable internal 1.2V reference or connect to AV
DD
to disable internal
reference.
17
REFIO
Reference voltage input if internal reference is disabled. Reference voltage output if internal reference is
enabled. Use 0.
1μ
F cap to ground when internal reference is enabled.
18
FSADJ
Full Scale Current Adjust. Use a resistor to ground to adjust full scale output current. Full Scale Output
Current = 32 x V
FSADJ
/R
SET
.
19
COMP1
For use in reducing bandwidth/noise. Recommended: connect 0.1
μ
F to AV
DD
.
21
IOUTB
The complimentary current output of the device. Full scale output current is achieved when all input bits
are set to binary 0.
22
IOUTA
Current output of the device. Full scale output current is achieved when all input bits are set to binary 1.
23
COMP2
Connect 0.1
μ
F capacitor to ACOM.
24
AV
DD
Analog Supply (+3V to +5V).
20, 25
ACOM
Connect to Analog Ground.
26
DCOM
Connect to Digital Ground.
27
DV
DD
Digital Supply (+3V to +5V).
28
CLK
Clock Input. Input data to the DAC passes through the “master” latches when the clock is low and is
latched into the “master” latches when the clock is high. Data presented to the “slave” latch passes
through when the clock is logic high and is latched into the “slave” latches when the clock is logic low.
Adequate setup time must be allowed for the MSBs to pass through the thermometer decoder before the
clock goes high. This master-slave arrangement comprises an edge-triggered flip-flop, with the DAC
being updated on the rising clock edge. It is recommended that the clock edge be skewed such that setup
time is larger than the hold time.
HI5960
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI5960 | 14-Bit, 125+MSPS, CommLinkTM High Speed D/A Converter |
| HI5960IA | CONNECTOR ACCESSORY |
| HI5960IB | CONNECTOR ACCESSORY |
| HI667A | PNP-120V-1A20W|Bipolar Transistors |
| HI7188EVAL | 8-Channel, 16-Bit, High Precision, Sigma-Delta A/D Sub-System |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI5E | 制造商:HUBBELL 功能描述:JACK, HI-IMPACT,5E,UNI,YL |
| HI5E30AA | 制造商:Hubbell Premise Wiring 功能描述: |
| HI5EC | 制造商:Hubbell Wiring Device-Kellems 功能描述:JACK, IN-LINE COUPLER,HI,5E,WH |
| HI-6010 | 制造商:HOLTIC 制造商全稱(chēng):Holt Integrated Circuits 功能描述:ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS |
| HI-6010_06 | 制造商:HOLTIC 制造商全稱(chēng):Holt Integrated Circuits 功能描述:ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。