- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371813 > HI3-7153J-5 (HARRIS SEMICONDUCTOR) 8-Channel, 10-Bit High Speed Sampling A/D Converter PDF資料下載
參數(shù)資料
| 型號： | HI3-7153J-5 |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | ADC |
| 英文描述： | 8-Channel, 10-Bit High Speed Sampling A/D Converter |
| 中文描述： | 8-CH 10-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP40 |
| 文件頁數(shù)： | 14/17頁 |
| 文件大小： | 977K |
| 代理商： | HI3-7153J-5 |
14
HI-7153
Analog Multiplexer
The multiplexer channel assignments are shown in Table 1
and can be randomly addressed. Address inputs A0 - A2 are
binary coded and are TTL/CMOS compatible. During power
up the circuit is initialized and multiplexer channel A
IN0
is
selected. The multiplexer address is transparent when ALE
is high and CS is low. The address data is latched on the
falling edge of the ALE signal. The multiplexer channel
acquisition timing (Timing Diagrams, Slow Memory Mode)
occurs approximately 500ns after the rising edge of HOLD.
The multiplexer features a typical break-before-make switch
action of 44ns.
Track And Hold
A Track and Hold amplifier has been fully integrated on the
front end of the A/D converter. Because of the sampling
nature of this A/D converter, the input is required to stay
constant only during the first clock cycle. Therefore, the
Track and Hold (T/H) amplifier ‘‘holds’’ the input voltage only
during the first clock cycle and it acquires the input voltage
for the next conversion during the remaining two clock
cycles. The high input impedance of the T/H input amplifier
simplifies analog interfacing. Input signals up to
±
V
REF
can
be directly connected to the A/D without buffering. The T/H
amplifier typically settles to within
1
/
4
LSB in 1.5
μ
s. The A/D
output code table is presented in Table 2.
The timing signals for the Track and Hold amplifier are
generated internally, and are also provided externally
(HOLD) for synchronization purposes.
All of the internal amplifiers are offset trimmed during
manufacturing to give improved accuracy and to minimize
the number of external components. If necessary, offset
error can be adjusted by using digital post correction.
TABLE 1. MULTIPLEXER CHANNEL SELECTION
ADDRESS AND CONTROL INPUTS
ANALOG
CHANNEL
SELECTED
A2
A1
A0
CS
ALE
0
0
0
0
1
A
IN0
0
0
1
0
1
A
IN1
0
1
0
0
1
A
IN2
0
1
1
0
1
A
IN3
1
0
0
0
1
A
IN4
1
0
1
0
1
A
IN5
1
1
0
0
1
A
IN6
1
1
1
0
1
A
IN7
TABLE 2. A/D OUTPUT CODE TABLE
ANALOG INPUT*
OUTPUT DATA (2’S COMPLEMENT)
LSB = 2(V
REF
)/1024
≥
+V
REF
V
REF
= 2.500V
OVR
MSB
9
8
7
6
5
4
3
2
1
LSB 0
2.500 to V+ (+OVR)
1
0
0
0
0
0
0
0
0
0
0
+V
REF
- 1LSB
2.49512 (+Full Scale)
0
0
1
1
1
1
1
1
1
1
1
+1LSB
0.00488
0
0
0
0
0
0
0
0
0
0
1
0
0.000
0
0
0
0
0
0
0
0
0
0
0
-1LSB
-0.00488
0
1
1
1
1
1
1
1
1
1
1
-V
REF
≤
-V
REF
- 1LSB
-2.500 (-Full Scale)
0
1
0
0
0
0
0
0
0
0
0
2.50488 to V- (-OVR)
1
1
0
0
0
0
0
0
0
0
0
* The voltages listed above are the ideal centers of each output code shown as a function of its associated reference voltage.
FIGURE 2. INTERNAL ADC TIMING DIAGRAM
N CONVERSION
N+1 CONVERSION
1
2
3
4
5
6
HOLD V
IN
(N)
HOLD V
IN
(N+1)
TRACK V
IN
(N+1)
SAMPLE
V
IN
(N)
SAMPLE
V
IN
(N+1)
SAMPLE RESIDUAL
CONVERT
UPPER
5 BITS
CONVERT
LOWER
5 BITS
AMPLIFY RESIDUAL
SAMPLE V
IN
(N)
SAMPLE V
IN
(N+1)
V
IN
(N) DATA
CLOCK
TRACK AND HOLD
COMPARATOR
AUTO-ZERO (AZ)
SCA AUTO-ZERO
(SCAZ)
INTERNAL DATA
10 BITS + OVR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI-7153 | 128 MACROCELL 3.3 VOLT ISP CPLD - NOT RECOMMENDED for NEW DESIGN |
| HI3-7153A-9 | 8-Channel, 10-Bit High Speed Sampling A/D Converter |
| HI3-DAC80V-7 | 12-Bit Digital-to-Analog Converter |
| HI3-DAC85V-9 | 12-Bit Digital-to-Analog Converter |
| HI3026JCQ | RELAY OPTOMOS SP-NO 150MA 4-SOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI3-7159A-5 | 功能描述:CONV A/D 5.5 DIGITIC MPU 28-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI3-7159A-5Z | 功能描述:IC ADC 5-1/2 DIGIT 28-PDIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI-3717 | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:Single-Rail ARINC 717 Protocol IC with SPI Interface |
| HI-3717PCI | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:Single-Rail ARINC 717 Protocol IC with SPI Interface |
| HI-3717PCIF | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:Single-Rail ARINC 717 Protocol IC with SPI Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。