參數(shù)資料
型號(hào): HD9P6409-9Z
廠商: Intersil
文件頁數(shù): 10/14頁
文件大?。?/td> 0K
描述: IC MED MANCHESTER 1MHZ 20-SOIC
標(biāo)準(zhǔn)包裝: 760
類型: Manchester 編碼器/解碼器
應(yīng)用: 安全
安裝類型: 表面貼裝
封裝/外殼: 20-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 20-SOIC
包裝: 管件
5
FN2951.3
October 15, 2008
Repeater Operation
Manchester Il data can be presented to the repeater in either
of two ways. The inputs Bipolar One In and Bipolar Zero In
will accept data from differential inputs such as a comparator
or sensed transformer coupled bus. The input Unipolar Data
In accepts only noninverted Manchester II coded data. The
decoder requires a single clock with a frequency 16X or 32X
the desired data rate. This clock is selected to 16X with
Speed Select low and 32X with Speed Select high. For long
data links the 32X mode should be used as this permits a
wider timing jitter margin.
The inputs UDl, or BOl, BZl are delayed approximately 1/2
bit period and repeated as outputs BOO and BZO. The 2X
ECLK is transmitted out of the repeater synchronously with
BOO and BZO.
A low on CTS enables ECLK, BOO, and BZO. In contrast to
the converter mode, a transition on CTS does not initiate a
synchronization sequence of eight 0’s and a command sync.
The repeater mode does recognize a command or data sync
pulse. SD/CDS is an output which reflects the state of the
most recent sync pulse received, with high indicating a
command sync and low indicating a data sync.
When RST is low, the outputs SDO, DCLK, and NVM are
low, and SRST is set low. SRST remains low after RST goes
high and is not reset until a sync pulse and two valid
manchester bits are received with the reset bit low. The reset
bit is the first data bit after the sync pulse. With RST high,
NRZ Data is transmitted out of Serial Data Out
synchronously with the 1X DCLK.
FIGURE 2. DECODER OPERATION
DCLK
UDI
SDO
RST
NVM
COMMAND
SYNC
10
01
0
1
0
1
0
1
0
FIGURE 3. REPEATER OPERATION
INPUT
COUNT
ECLK
UDI
BZO
BOO
RST
SRST
SYNC PULSE
12
3
45
6
7
HD-6409
相關(guān)PDF資料
PDF描述
ACB75DHLD CONN EDGECARD 150PS .050 DIP SLD
ABB75DHLD CONN EDGECARD 150PS .050 DIP SLD
LFX125EB-03F256I IC FPGA 139K GATES 256-BGA
EMC65DREH-S734 CONN EDGECARD 130POS .100 EYELET
ASC40DRTN-S734 CONN EDGECARD 80POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HD9P6409-9Z96 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 W/ANNEAL ENC/DEC 1MHZ 20 -40+85C RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
HD-9V 制造商:Rayovac 功能描述:HD 9V Carbon Chloride ZinC
HD-9VD 制造商:Rayovac 功能描述:HVY DTY 9V INDUSTRI
HD9Z-C52 制造商:IDEC CORPORATION 功能描述:PC CABLE 1,NETWORK
HDA-002 制造商:Master Appliance Corp 功能描述: