參數(shù)資料
型號: HD74ACT107
廠商: Hitachi,Ltd.
英文描述: Dual JK Flip-Flop (with Separate Clear and Clock)
中文描述: 雙JK觸發(fā)器(具有獨立清晰,時鐘)
文件頁數(shù): 5/10頁
文件大?。?/td> 57K
代理商: HD74ACT107
HD74AC107/HD74ACT107
5
AC Characteristics: HD74ACT107
Ta = +25
°
C
C
L
= 50 pF
Min
Ta = –40
°
C to +85
°
C
C
L
= 50 pF
Min
Item
Symbol
V
CC
(V)*
1
5.0
Typ
Max
Max
Unit
Maximum clock
frequency
f
max
100
80
MHz
Propagation delay
C
P
to Q or
Q
Propagation delay
C
P
to Q or
Q
Propagation delay
C
D
to
Q
Propagation delay
C
D
to Q
Note:
1. Voltage Range 5.0 is 5.0 V
±
0.5 V
t
PLH
5.0
1.0
9.5
12.5
1.0
13.5
ns
t
PHL
5.0
1.0
10.5
13.0
1.0
14.0
t
PLH
5.0
1.0
8.5
11.0
1.0
12.0
t
PHL
5.0
1.0
8.5
11.0
1.0
12.0
Operating Requirements: HD74ACT107
Ta = +25
°
C
C
L
= 50 pF
Typ
Ta = –40
°
C
to +85
°
C
C
L
= 50 pF
Item
Symbol
V
CC
(V)*
1
5.0
Guaranteed Minimum
Unit
Setup time
J or k to
C
P
Hold time
C
P
to J or k
Pulse width
C
P
or
C
D
Recovery time
C
D
to
C
P
Note:
t
su
2.5
7.0
8.0
ns
t
h
5.0
0.0
1.5
1.5
t
w
5.0
4.5
7.0
8.0
t
rec
5.0
3.0
3.0
1. Voltage Range 5.0 is 5.0 V
±
0.5 V
Capacitance
Item
Symbol
Typ
Unit
Condition
Input capacitance
C
IN
C
PD
4.5
pF
V
CC
= 5.5 V
V
CC
= 5.0 V
Power dissipation capacitance
35.0
pF
相關(guān)PDF資料
PDF描述
HD74AC107 Dual JK Flip-Flop (with Separate Clear and Clock)(雙JK觸發(fā)器(帶獨立清除和時鐘))
HD74ACT112 Dual JK Negative Edge-Triggered Flip-Flop
HD74AC112 Dual JK Negative Edge-Triggered Flip-Flop(下降沿觸發(fā)雙JK觸發(fā)器)
HD74ACT161 Synchronous Presettable Binary Counter(同步預(yù)置二進(jìn)制計數(shù)器)
HD74ACT163 Synchronous Presettable Binary Counter(同步預(yù)置二進(jìn)制計數(shù)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HD74ACT107FP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop
HD74ACT107P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FLIP-FLOP|DUAL|J/K TYPE|ACT-CMOS|DIP|14PIN|PLASTIC
HD74ACT107RP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FLIP-FLOP|DUAL|J/K TYPE|ACT-CMOS|SOP|14PIN|PLASTIC
HD74ACT109FP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop
HD74ACT109P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop