- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370474 > HD74AC393 (Hitachi,Ltd.) Dual Modulo-16-Counter PDF資料下載
參數(shù)資料
| 型號(hào)： | HD74AC393 |
| 廠商： | Hitachi,Ltd. |
| 元件分類(lèi)： | 通用總線功能 |
| 英文描述： | Dual Modulo-16-Counter |
| 中文描述： | 雙模- 16 -計(jì)數(shù)器 |
| 文件頁(yè)數(shù)： | 2/10頁(yè) |
| 文件大?。?/td> | 54K |
| 代理商： | HD74AC393 |
HD74AC393
2
Logic Symbol
(each half)
MR
Q
0
Q
1
Q
2
Q
3
CP
2, 12
1, 13
3, 11
5, 9
4, 10
6, 8
Vcc=Pin14
GND=Pin7
Pin Names
CP
MR
Q
0
– Q
3
Clock Pulse Input (Active Falling Edge)
Asynchronous Master Reset Input (Active High)
Flip-flop Outputs
Functional Description
Each half of the HD74AC393 operates in the modulo-16 binary sequence, as indicated in the + 16 Truth
Table. The first flip-flop is triggered by High-to-Low transitions of the
CP
input signal. Each of the other
flip-flops is triggered by a High-to-Low transition of the Q output of the preceding flip-flop. Thus state
changes of the Q outputs do not occur simultaneously. This means that logic signals derived from
combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as
clocks for other counters, registers or flip-flops. A High signal on MR forces all outputs to the Low state
and prevents counting.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74AC4024 | 7-State Binary Counter |
| HD74AC4514 | 4-bit Latch/4-to-16-Line Decoder |
| HD74AC538 | 1-of-8 Decoder with 3-State Output |
| HD74AC539 | Dual 1-of-4 Decoder with 3-State Output |
| HD74AC670 | 13-Input Positive-NAND Gates 16-CDIP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74AC393FP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Asynchronous Up Counter |
| HD74AC393P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:COUNTER|UP|4-BIT BINARY|AC-CMOS|DIP|14PIN|PLASTIC |
| HD74AC393RP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:COUNTER|UP|4-BIT BINARY|AC-CMOS|SOP|14PIN|PLASTIC |
| HD74AC393T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:COUNTER|UP|4-BIT BINARY|AC-CMOS|TSSOP|14PIN|PLASTIC |
| HD74AC4020FP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。