Rev. 3.00, 03/04, page xi of xl
5.4.1
5.4.2
Interrupt Exception Handling Vector Table......................................................................85
Interrupt Control Modes and Interrupt Operation.............................................................88
5.6.1
Interrupt Control Mode 0.....................................................................................90
5.6.2
Interrupt Control Mode 1.....................................................................................92
5.6.3
Interrupt Exception Handling Sequence..............................................................94
5.6.4
Interrupt Response Times....................................................................................96
5.6.5
DTC Activation by Interrupt................................................................................97
Usage Notes......................................................................................................................99
5.7.1
Conflict between Interrupt Generation and Disabling .........................................99
5.7.2
Instructions that Disable Interrupts......................................................................100
5.7.3
Interrupts during Execution of EEPMOV Instruction..........................................100
5.7.4
IRQ Status Registers (ISR16, ISR)......................................................................100
External Interrupts ...............................................................................................82
Internal Interrupts ................................................................................................84
5.5
5.6
5.7
Section 6 Bus Controller (BSC).........................................................................101
6.1
Features.............................................................................................................................101
6.2
Input/Output Pins..............................................................................................................104
6.3
Register Descriptions........................................................................................................105
6.3.1
Bus Control Register (BCR)................................................................................105
6.3.2
Bus Control Register 2 (BCR2)...........................................................................106
6.3.3
Wait State Control Register (WSCR) ..................................................................108
6.3.4
Wait State Control Register 2 (WSCR2) .............................................................110
6.4
Bus Control.......................................................................................................................112
6.4.1
Bus Specifications................................................................................................112
6.4.2
Advanced Mode...................................................................................................122
6.4.3
I/O Select Signals.................................................................................................123
6.5
Bus Interface.....................................................................................................................124
6.5.1
Data Size and Data Alignment.............................................................................124
6.5.2
Valid Strobes .......................................................................................................126
6.5.3
Basic Operation Timing in Normal Extended Mode ...........................................127
6.5.4
Basic Operation Timing in Address-Data Multiplex Extended Mode.................135
6.5.5
Wait Control ........................................................................................................141
6.6
Burst ROM Interface.........................................................................................................145
6.6.1
Basic Operation Timing.......................................................................................145
6.6.2
Wait Control ........................................................................................................146
6.7
Idle Cycle..........................................................................................................................147
6.8
Bus Arbitration..................................................................................................................148
6.8.1
Overview..............................................................................................................148
6.8.2
Operation .............................................................................................................148
6.8.3
Bus Mastership Transfer Timing.........................................................................148