
xii
Section 18 D/A Converter .............................................................................. 527
18.1 Overview ....................................................................................................................... 527
18.1.1 Features ............................................................................................................ 527
18.1.2 Block Diagram.................................................................................................. 528
18.1.3 Input and Output Pins ....................................................................................... 529
18.1.4 Register Configuration...................................................................................... 529
18.2 Register Descriptions ..................................................................................................... 530
18.2.1 D/A Data Registers 0 and 1 (DADR0, DADR1) ................................................ 530
18.2.2 D/A Control Register (DACR) .......................................................................... 530
18.2.3 Module Stop Control Register (MSTPCR) ........................................................ 532
18.3 Operation ....................................................................................................................... 533
Section 19 A/D Converter .............................................................................. 535
19.1 Overview ....................................................................................................................... 535
19.1.1 Features ............................................................................................................ 535
19.1.2 Block Diagram.................................................................................................. 536
19.1.3 Pin Configuration.............................................................................................. 537
19.1.4 Register Configuration...................................................................................... 538
19.2 Register Descriptions ..................................................................................................... 539
19.2.1 A/D Data Registers A to D (ADDRA to ADDRD) ............................................ 539
19.2.2 A/D Control/Status Register (ADCSR) ............................................................. 540
19.2.3 A/D Control Register (ADCR) .......................................................................... 543
19.2.4 Keyboard Comparator Control Register (KBCOMP)......................................... 544
19.2.5 Module Stop Control Register (MSTPCR) ........................................................ 545
19.3 Interface to Bus Master .................................................................................................. 546
19.4 Operation ....................................................................................................................... 547
19.4.1 Single Mode (SCAN = 0).................................................................................. 547
19.4.2 Scan Mode (SCAN = 1) .................................................................................... 549
19.4.3 Input Sampling and A/D Conversion Time ....................................................... 551
19.4.4 External Trigger Input Timing .......................................................................... 552
19.5 Interrupts ....................................................................................................................... 553
19.6 Usage Notes ................................................................................................................... 553
Section 20 RAM ............................................................................................ 559
20.1 Overview ....................................................................................................................... 559
20.1.1 Block Diagram.................................................................................................. 559
20.1.2 Register Configuration...................................................................................... 560
20.2 System Control Register (SYSCR) ................................................................................. 560
20.3 Operation ....................................................................................................................... 561
20.3.1 Expanded Mode (Modes 1, 2, and 3 (EXPE = 1)).............................................. 561
20.3.2 Single-Chip Mode (Modes 2 and 3 (EXPE = 0)) ............................................... 561