3
Table 10-11 (d) ITU Operating Modes (Channel 3)
Register Settings
TSNC
TMDR
TFCR
Reset-
Synchro-
nized PWM Buffering
o
CMD1 = 0
CMD1 = 0
TOCR
TOER
TIOR3
TCR3
Comple-
mentary
PWM
o
*
3
Output
Level
Select
—
—
—
Synchro-
nization
SYNC3 = 1 —
o
o
Master
Enable
o
*
1
o
o
Clear
Select
o
o
o
Clock
Select
o
o
o
Operating Mode
Synchronous preset
PWM mode
Output compare A
MDF
FDIR PWM
—
—
—
XTGD
—
—
—
IOA
o
—
IOA2 = 0
Other bits
unrestricted
o
IOB
o
o
*
2
o
o
PWM3 = 1 CMD1 = 0
PWM3 = 0 CMD1 = 0
o
o
o
—
—
Output compare B
o
—
—
o
CMD1 = 0
CMD1 = 0
o
—
—
o
IOB2 = 0
Other bits
unrestricted
o
o
o
Input capture A
o
—
—
PWM3 = 0 CMD1 = 0
CMD1 = 0
o
—
—
EA3 ignored IOA2 = 1
Other bits
unrestricted
EB3 ignored
o
Other bits
unrestricted
o
*
1
o
o
Other bits
Input capture B
o
—
—
PWM3 = 0 CMD1 = 0
CMD1 = 0
o
—
—
IOA2 = 1
Other bits
unrestricted
o
o
o
Counter By compare
clearing
match/input
capture A
By compare
match/input
capture B
Syn-
chronous
clear
Complementary
PWM mode
Reset-synchronized
PWM mode
Buffering
(BRA)
o
—
—
o
Illegal setting:
o
*
4
CMD1 = 1
CMD0 = 0
CMD1 = 0
o
—
—
o
CCLR1 = 0
CCLR0 = 1
o
o
—
—
o
CMD1 = 0
o
—
—
o
*
1
o
o
CCLR1 = 1
CCLR0 = 0
o
SYNC3 = 1 —
—
o
Illegal setting:
o
CMD1 = 1
CMD0 = 0
CMD1 = 1
CMD0 = 0
CMD1 = 1
CMD0 = 1
o
o
—
—
o
*
1
o
o
CCLR1 = 1
CCLR0 = 1
o
o
*
3
—
—
—
CMD1 = 1
CMD0 = 0
CMD1 = 1
CMD0 = 1
o
o
o
*
6
o
o
—
—
CCLR1 = 0
CCLR0 = 0
CCLR1 = 0
CCLR0 = 1
o
o
*
5
o
—
—
—
o
o
*
6
o
o
—
—
o
o
—
—
o
BFA3 = 1
Other bits
unrestricted
BFB3 = 1
Other bits
unrestricted
—
—
o
*
1
o
o
o
Buffering
(BRB)
o
—
—
o
o
o
—
—
o
*
1
o
o
o
o
Legend:
Setting available (valid). — Setting does not affect this mode.
Notes: 1. Master enable bit settings are valid only during waveform output.
2. The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.
3. Do not set both channels 3 and 4 for synchronous operation when complementary PWM mode is selected.
4. The counter cannot be cleared by input capture A when reset-synchronized PWM mode is selected.
5. In complementary PWM mode, select the same clock source for channels 3 and 4.
6. Use the input capture A function in channel 1.