- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370463 > HD61202UFS (Hitachi,Ltd.) T-NPN-GEN PURP PWR AMP PDF資料下載
參數(shù)資料
| 型號： | HD61202UFS |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | T-NPN-GEN PURP PWR AMP |
| 中文描述： | 點(diǎn)陣液晶GraphicDisplay列驅(qū)動器 |
| 文件頁數(shù)： | 11/33頁 |
| 文件大小： | 197K |
| 代理商： | HD61202UFS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
HD61202U
826
Display On/Off Flip/Flop
The display on/off flip/flop selects one of two states, on state and off state of segments Y1 to Y64. In on
state, the display data corresponding to that in RAM is output to the segments. On the other hand, the
display data at all segments disappear in off state independent of the data in RAM. It is controlled by
display on/off instruction.
567
signal = 0 sets the segments in off state. The status of the flip/flop is
output to DB5 by status read instruction. Display on/off instruction does not influence data in RAM. To
control display data latch by this flip/flop, CL signal (display synchronous signal) should be input
correctly.
Display Start Line Register
The display start line register specifies the line in RAM which corresponds to the top line of LCD panel,
when displaying contents in display data RAM on the LCD panel. It is used for scrolling of the screen.
6-bit display start line information is written into this register by the display start line set instruction.
When high level of the FRM signal starts the display, the information in this register is transferred to the
Z address counter, which controls the display address, presetting the Z address counter.
X, Y Address Counter
A 9-bit counter which designates addresses of the internal display data RAM. X address counter (upper 3
bits) and Y address counter (lower 6 bits) should be set to each address by the respective instructions.
1. X address counter
Ordinary register with no count functions. An address is set by instruction.
2. Y address counter
An Address is set by instruction and is increased by 1 automatically by R/W operations of display
data. The Y address counter loops the values of 0 to 63 to count.
Display Data RAM
Stores dot data for display. 1-bit data of this RAM corresponds to light on (data = 1) and light off (data =
0) of 1 dot in the display panel. The correspondence between Y addresses of RAM and segment pins can
be reversed by ADC signal.
As the ADC signal controls the Y address counter, reversing of the signal during the operation causes
malfunction and destruction of the contents of register and data of RAM. Therefore, never fail to connect
ADC pin to V
CC
or GND when using.
Figure 3 shows the relations between Y address of RAM and segment pins in the cases of ADC = 1 and
ADC = 0 (display start line = 0, 1/64 duty cycle).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD61202UTE | Dot Matrix Liquid Crystal GraphicDisplay Column Driver |
| HD61203U | (Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver) |
| HD61203UFS | (Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver) |
| HD61203UTE | (Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver) |
| HD614023S | CMOS 4 BIT SINGLE CHIP MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD61202UTE | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Dot Matrix Liquid Crystal GraphicDisplay Column Driver |
| HD61203 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| HD61203TFIA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| HD61203U | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:(Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver) |
| HD61203U_1 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。