參數(shù)資料
型號(hào)： HD49335F
廠商： Renesas Technology Corp.
英文描述： CDS/PGA AND 10-bit A/D TG Converter
中文描述： 的CDS / PGA和10位A / D轉(zhuǎn)換器熱
文件頁(yè)數(shù)： 7/30頁(yè)
文件大小： 323K
代理商： HD49335F
HD49335F/HF
Rev.1.0, Feb.25.2004, page 7 of 29
3. Automatic Offset Calibration Function and Black-Level Clamp Data Settings
The DAC DC voltage added to the output of the PGA amplifier is adjusted by automatic offset calibration.
The data, which cancels the output offset of the PGA amplifier and the input offset of the ADC, and the clamp data
(14 LSB to 76 LSB) set by register are added and input to the DAC.
The automatic offset calibration starts automatically after the RESET mode set by register is cancelled and
terminates after 40000 clock cycles (when fclk = 20 MHz, 2 ms).
4. DC Offset Compensation Feedback Function
Feedback is done to set the black signal level input during the OB period to the DC standard, and all offsets
(including the CCD offset and the CDSAMP offset) are compensated for.
The offset from the ADC output is calculated during the OB period, and SHAMP feedback capacitor C3 is charged
by the current DAC (see figure 1).
The open-loop differential gain (
Gain/
H) per 1 H of the feedback loop is given by the following equation. 1H is
the one cycle of the OBP.
Gain/
H = 0.078/(fclk
×
C3) (fclk: ADCLK frequency, C3: SHAMP external feedback capacitor)
Example: When fclk = 20 MHz and C3 = 1.0
μ
F,
Gain/
H = 0.0039
When the PGAMP gain setting is changed, the high-speed lead-in operation state is entered, and the feedback loop
gain is increased by a multiple of N. Loop gain multiplication factor N can be selected from 2 times, 4 times, 8
times, or 16 times by changing the register settings (see table 1). Note that the open-loop differential gain
(
Gain/
H) must be one or lower. If it is two or more, oscillation occurs.
The time from the termination of high-speed lead-in operation to the return of normal loop gain operation can be
selected from 1 H, 2 H, 4 H, or 8 H. If the offset error is over 16 LSB, the high-speed lead-in operation continues,
and when the offset error is 16 LSB or less, the operation returns to the normal loop-gain operation after 1 H, 2 H, 4
H, or 8 H depending on the register settings. (Refer to table 2.)
Table 1
Loop Gain Multiplication Factor during
High-Speed Lead-In Operation
HGain-Nsel
(register settings)
[0]
L
H
H
Table 2
High-Speed Lead-In Operation
Cancellation Time
HGstop-Hsel
(register settings)
[0]
L
H
Multiplication
Factor N
4
8
Cancellation
Time
1 H
2 H
H
L
[1]
L
L
H
32
16
H
L
[1]
L
L
H
H
8 H
4 H
5. Pre-Blanking Function
During the PBLK input period, the CSD input operation is separated and protected from the large input signal. The
ADC digital output is fixed to clamp data (14 to 76 LSB).
相關(guān)PDF資料
PDF描述
HD49335HF CDS/PGA AND 10-bit A/D TG Converter
HD49338F CDS/PGA & 12-bit A/D Converter
HD49338HF CDS/PGA & 12-bit A/D Converter
HD49351BP CDS/PGA & 10-bit A/D TG Converter
HD49351HBP CDS/PGA & 10-bit A/D TG Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HD49335HF 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:CDS/PGA AND 10-bit A/D TG Converter
HD49335HNP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:CDS/PGA & 10-bit A/D TG Converter
HD49335NP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:CDS/PGA & 10-bit A/D TG Converter
HD49338F 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:CDS/PGA & 12-bit A/D Converter
HD49338HF 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:CDS/PGA & 12-bit A/D Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*